FR2681453A1 - Structure de circuit pour l'execution de la transformation de fourier rapide. - Google Patents

Structure de circuit pour l'execution de la transformation de fourier rapide. Download PDF

Info

Publication number
FR2681453A1
FR2681453A1 FR9210886A FR9210886A FR2681453A1 FR 2681453 A1 FR2681453 A1 FR 2681453A1 FR 9210886 A FR9210886 A FR 9210886A FR 9210886 A FR9210886 A FR 9210886A FR 2681453 A1 FR2681453 A1 FR 2681453A1
Authority
FR
France
Prior art keywords
circuit structure
structure according
butterfly
multiplier
operator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR9210886A
Other languages
English (en)
French (fr)
Other versions
FR2681453B1 (enrdf_load_stackoverflow
Inventor
Hilderscheid Thomas
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Diehl Verwaltungs Stiftung
Original Assignee
Diehl GmbH and Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Diehl GmbH and Co filed Critical Diehl GmbH and Co
Publication of FR2681453A1 publication Critical patent/FR2681453A1/fr
Application granted granted Critical
Publication of FR2681453B1 publication Critical patent/FR2681453B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Theoretical Computer Science (AREA)
  • Discrete Mathematics (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
FR9210886A 1991-09-13 1992-09-11 Structure de circuit pour l'execution de la transformation de fourier rapide. Granted FR2681453A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19914130451 DE4130451B4 (de) 1991-09-13 1991-09-13 Schaltungsstruktur zur Durchführung der schnellen Fourier-Transformation

Publications (2)

Publication Number Publication Date
FR2681453A1 true FR2681453A1 (fr) 1993-03-19
FR2681453B1 FR2681453B1 (enrdf_load_stackoverflow) 1994-12-09

Family

ID=6440505

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9210886A Granted FR2681453A1 (fr) 1991-09-13 1992-09-11 Structure de circuit pour l'execution de la transformation de fourier rapide.

Country Status (3)

Country Link
DE (1) DE4130451B4 (enrdf_load_stackoverflow)
FR (1) FR2681453A1 (enrdf_load_stackoverflow)
GB (1) GB2259593B (enrdf_load_stackoverflow)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1989001668A1 (en) * 1987-08-21 1989-02-23 Commonwealth Scientific And Industrial Research Or A transform processing circuit
FR2641631A1 (fr) * 1989-01-07 1990-07-13 Diehl Gmbh & Co Montage de transformation de fourier rapide en temps reel
US5038311A (en) * 1990-08-10 1991-08-06 General Electric Company Pipelined fast fourier transform processor

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2140600B (en) * 1983-05-04 1987-04-23 Victor Company Of Japan Computing device for fast fourier transform
EP0262816A3 (en) * 1986-09-08 1991-01-16 Zoran Corporation Computation apparatus and method
US4996661A (en) * 1988-10-05 1991-02-26 United Technologies Corporation Single chip complex floating point numeric processor

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1989001668A1 (en) * 1987-08-21 1989-02-23 Commonwealth Scientific And Industrial Research Or A transform processing circuit
FR2641631A1 (fr) * 1989-01-07 1990-07-13 Diehl Gmbh & Co Montage de transformation de fourier rapide en temps reel
US5038311A (en) * 1990-08-10 1991-08-06 General Electric Company Pipelined fast fourier transform processor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON PATTERN RECOGNITION, IEEE COMPUTER SOCIETY PRESS, NEW YORK US 16 Juin 1990, ATLANTIC CITY, US pages 385 - 388 , XP000166511 P.A.RUETZ ET AL 'A REAL TIME FFT CHIP SET: ARCHITECTURE ISSUES' *

Also Published As

Publication number Publication date
FR2681453B1 (enrdf_load_stackoverflow) 1994-12-09
DE4130451B4 (de) 2004-09-16
GB2259593B (en) 1994-12-07
GB2259593A (en) 1993-03-17
DE4130451A1 (de) 1993-03-18
GB9219416D0 (en) 1992-10-28

Similar Documents

Publication Publication Date Title
EP0275765B1 (fr) Circuit intégré de traitement numérique de signaux
EP0692762B1 (fr) Circuit logique de multiplication parallèle
FR2588142A1 (fr) Systeme permettant le traitement a haute vitesse par convolutions de donnees d'image.
EP0171305B1 (fr) Circuit de calcul de la transformée de Fourier discrète
FR2634084A1 (fr) Circuit integre et dispositif de traitement d'images
FR2681453A1 (fr) Structure de circuit pour l'execution de la transformation de fourier rapide.
EP0924627B1 (fr) Processeur de calcul d'une transformation rapide de Fourier à architecture dite "pipelinée"
EP0425352A1 (fr) Dispositif d'amortissement actif de vibrations
FR2644915A1 (fr) Procede et dispositif d'analyse spectrale en temps reel de signaux instationnaires complexes
FR2641631A1 (fr) Montage de transformation de fourier rapide en temps reel
EP0924626B1 (fr) Processeur de calcul d'une transformation rapide de Fourier à architecture dite "pipelinée"
WO1995004963A1 (fr) Dispositif electronique de calcul d'une transformee de fourier et procede pour minimiser la taille des chemins de donnees internes d'un tel dispositif
EP1061704B1 (fr) Procédé et dispositif de calcul d'une transformation rapide de Fourier pour une demodulation OFDM
EP0043745B1 (fr) Système de traitement et de mémorisation de données numériques, notamment pour tomodensitomètre
EP0190514B1 (fr) Dispositif de test en ligne de circuit de calcul de la transformée de Fourier discrète, et circuit comportant un tel dispositif
FR2626691A1 (fr) Multiplieur numerique generalise et filtre numerique mettant en oeuvre ce multiplieur
WO2008152322A2 (fr) Procede et dispositif electronique de decalage frequentiel d'un signal analogique, en particulier pour la telephonie mobile.
EP0140718B1 (fr) Cellule et circuit de calcul à architecture systolique utilisant de telles cellules
FR2545629A1 (fr) Dispositif de calcul pour transformation de fourier rapide
EP0112768B1 (fr) Opérateur élémentaire, notamment pour multiplieur du type en cascade
FR3159250A1 (fr) Circuit électronique de type multiplieur-accumulateur (MAC)
EP1022661A1 (fr) Dispositif de calcul de la transformée de Fourier directe ou inverse du produit d'un symbole complexe par une forme d'onde sinusoídale complexe
FR2741448A1 (fr) Procede et dispositif d'analyse spectrale rapide et reconfigurable
FR2536541A1 (fr) Systeme simplifie d'analyse spectrale a exploitation de phase
EP4226256A1 (fr) Procédé, et dispositif, de traitement, de données à fournir en entrée d'un premier registre à décalage d'un circuit électronique neuronal systolique

Legal Events

Date Code Title Description
ST Notification of lapse