FR2645666B1 - Procede pour transferer des donnees par salves dans un microprocesseur - Google Patents

Procede pour transferer des donnees par salves dans un microprocesseur

Info

Publication number
FR2645666B1
FR2645666B1 FR9004229A FR9004229A FR2645666B1 FR 2645666 B1 FR2645666 B1 FR 2645666B1 FR 9004229 A FR9004229 A FR 9004229A FR 9004229 A FR9004229 A FR 9004229A FR 2645666 B1 FR2645666 B1 FR 2645666B1
Authority
FR
France
Prior art keywords
salves
microprocessor
transferring data
transferring
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
FR9004229A
Other languages
English (en)
Other versions
FR2645666A1 (fr
Inventor
H. Crawford John
T Grochowski Edward
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of FR2645666A1 publication Critical patent/FR2645666A1/fr
Application granted granted Critical
Publication of FR2645666B1 publication Critical patent/FR2645666B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0879—Burst mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
  • Memory System (AREA)
FR9004229A 1989-04-05 1990-04-03 Procede pour transferer des donnees par salves dans un microprocesseur Expired - Lifetime FR2645666B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/333,980 US5131083A (en) 1989-04-05 1989-04-05 Method of transferring burst data in a microprocessor

Publications (2)

Publication Number Publication Date
FR2645666A1 FR2645666A1 (fr) 1990-10-12
FR2645666B1 true FR2645666B1 (fr) 1994-05-06

Family

ID=23305046

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9004229A Expired - Lifetime FR2645666B1 (fr) 1989-04-05 1990-04-03 Procede pour transferer des donnees par salves dans un microprocesseur

Country Status (6)

Country Link
US (1) US5131083A (fr)
JP (1) JP3180154B2 (fr)
DE (1) DE4010384C2 (fr)
FR (1) FR2645666B1 (fr)
GB (1) GB2230117B (fr)
HK (1) HK112694A (fr)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5255378A (en) * 1989-04-05 1993-10-19 Intel Corporation Method of transferring burst data in a microprocessor
GB8915422D0 (en) * 1989-07-05 1989-08-23 Apricot Computers Plc Computer with cache
DE69122520T2 (de) * 1990-01-31 1997-02-13 Hewlett Packard Co Vielfachbus-Systemspeicherarchitektur
JP2502403B2 (ja) * 1990-07-20 1996-05-29 三菱電機株式会社 Ｄｍａ制御装置
GB9019001D0 (en) * 1990-08-31 1990-10-17 Ncr Co Work station including a direct memory access controller and interfacing means to microchannel means
EP0473804A1 (fr) * 1990-09-03 1992-03-11 International Business Machines Corporation Alignement des élements de ligne pour transfert de données de la mémoire vers le cache
IT1241318B (it) * 1990-11-19 1994-01-10 Olivetti & Co Spa Dispositivo di indirizzamento di memoria
JP2856591B2 (ja) * 1991-06-27 1999-02-10 三菱電機株式会社 マイクロコンピュータ、プログラム開発装置およびプログラム開発システム
US6446164B1 (en) * 1991-06-27 2002-09-03 Integrated Device Technology, Inc. Test mode accessing of an internal cache memory
EP0553338B1 (fr) * 1991-08-16 1999-10-13 Cypress Semiconductor Corp. Systeme de memoire dynamique rapide
US5386579A (en) * 1991-09-16 1995-01-31 Integrated Device Technology, Inc. Minimum pin-count multiplexed address/data bus with byte enable and burst address counter support microprocessor transmitting byte enable signals on multiplexed address/data bus having burst address counter for supporting signal datum and burst transfer
US5345573A (en) * 1991-10-04 1994-09-06 Bull Hn Information Systems Inc. High speed burst read address generation with high speed transfer
GB2260628A (en) * 1991-10-11 1993-04-21 Intel Corp Line buffer for cache memory
JP2744154B2 (ja) * 1991-10-24 1998-04-28 株式会社東芝 バスシステム
US5809531A (en) * 1992-09-21 1998-09-15 Intel Corporation Computer system for executing programs using an internal cache without accessing external RAM
US7248380B1 (en) * 1992-12-18 2007-07-24 Unisys Corporation Adjusting subline address for burst transfer to/from computer memory
US5515496A (en) * 1992-12-24 1996-05-07 Apple Computer, Inc. Computer system with direct manipulation interface and method of operating same
US5586297A (en) * 1994-03-24 1996-12-17 Hewlett-Packard Company Partial cache line write transactions in a computing system with a write back cache
US5784590A (en) * 1994-06-29 1998-07-21 Exponential Technology, Inc. Slave cache having sub-line valid bits updated by a master cache
US5651138A (en) * 1994-08-31 1997-07-22 Motorola, Inc. Data processor with controlled burst memory accesses and method therefor
US5644788A (en) * 1994-10-28 1997-07-01 Cyrix Corporation Burst transfers using an ascending or descending only burst ordering
US5754825A (en) 1995-05-19 1998-05-19 Compaq Computer Corporation Lower address line prediction and substitution
US5835970A (en) * 1995-12-21 1998-11-10 Cypress Semiconductor Corp. Burst address generator having two modes of operation employing a linear/nonlinear counter using decoded addresses
US5692202A (en) * 1995-12-29 1997-11-25 Intel Corporation System, apparatus, and method for managing power in a computer system
US5765190A (en) * 1996-04-12 1998-06-09 Motorola Inc. Cache memory in a data processing system
KR100190379B1 (ko) * 1996-11-06 1999-06-01 김영환 쓰기 사이클의 성능 향상을 위한 프로세서
JPH11203860A (ja) 1998-01-07 1999-07-30 Nec Corp 半導体記憶装置
US6081853A (en) * 1998-03-03 2000-06-27 Ip First, Llc Method for transferring burst data in a microprocessor
US6178467B1 (en) 1998-07-07 2001-01-23 International Business Machines Corporation Microprocessor system requests burstable access to noncacheable memory areas and transfers noncacheable address on a bus at burst mode
US6513107B1 (en) * 1999-08-17 2003-01-28 Nec Electronics, Inc. Vector transfer system generating address error exception when vector to be transferred does not start and end on same memory page
DE102004046429B4 (de) * 2004-09-24 2014-05-22 Infineon Technologies Ag Schnittstellen-Einrichtung
JP2007172008A (ja) * 2005-12-19 2007-07-05 Sony Corp 情報処理システム、受信装置、およびプログラム
US9818170B2 (en) * 2014-12-10 2017-11-14 Qualcomm Incorporated Processing unaligned block transfer operations
KR20220162543A (ko) * 2021-06-01 2022-12-08 에스케이하이닉스 주식회사 메모리 장치, 반도체 시스템 및 데이터 처리 시스템

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4447878A (en) * 1978-05-30 1984-05-08 Intel Corporation Apparatus and method for providing byte and word compatible information transfers
US4315308A (en) * 1978-12-21 1982-02-09 Intel Corporation Interface between a microprocessor chip and peripheral subsystems
US4306287A (en) * 1979-08-31 1981-12-15 Bell Telephone Laboratories, Incorporated Special address generation arrangement
US4315310A (en) * 1979-09-28 1982-02-09 Intel Corporation Input/output data processing system
US4442484A (en) * 1980-10-14 1984-04-10 Intel Corporation Microprocessor memory management and protection mechanism
EP0115097B1 (fr) * 1982-12-20 1987-06-03 La Radiotechnique Portenseigne Générateur de séquences numériques pseudoaléatoires
US4570220A (en) * 1983-11-25 1986-02-11 Intel Corporation High speed parallel bus and data transfer method
US4799199A (en) * 1986-09-18 1989-01-17 Motorola, Inc. Bus master having burst transfer mode
US4816997A (en) * 1987-09-21 1989-03-28 Motorola, Inc. Bus master having selective burst deferral

Also Published As

Publication number Publication date
JPH02287752A (ja) 1990-11-27
US5131083A (en) 1992-07-14
GB9003353D0 (en) 1990-04-11
GB2230117B (en) 1993-01-20
GB2230117A (en) 1990-10-10
FR2645666A1 (fr) 1990-10-12
DE4010384A1 (de) 1990-10-11
HK112694A (en) 1994-10-27
DE4010384C2 (de) 1995-11-02
JP3180154B2 (ja) 2001-06-25

Similar Documents

Publication Publication Date Title
FR2645666B1 (fr) Procede pour transferer des donnees par salves dans un microprocesseur
DE59407888D1 (de) Vorrichtung zum austauschen von daten
FR2597227B1 (fr) Procede pour produire un affichage bidimensionnel representant un ensemble de donnees tridimensionnelles
DE69430710D1 (de) Vorrichtung zum Wiedergewinn von Bilddaten
DE3854384T2 (de) Verfahren zum Betreiben eines einen anteilig genutzten virtuellen Speicher verwendenden Multiprozessorsystems.
DE69216373T2 (de) Informationsanzeigesystem zum elektronisch Lesen eines Buches
DE69330919D1 (de) Vorrichtung zum Aufzeichnen von Videoinformation
NO943575D0 (no) Buffer-allokering for gjentatte informasjonsblokker i en dataoverföring, særlig en video-overföring
FR2651903B1 (fr) Procede de limitation des risques attaches a une transaction informatique.
EP0432799A3 (en) Dma controller performing data transfer by 2-bus cycle transfer manner
FR2625600B1 (fr) Procede pour ajuster un condensateur plan
FR2675282B1 (fr) Procede et dispositif pour materialiser une interaction virtuelle entre un objet et un support d'informations.
DE69232839D1 (de) System zum Empfang von FSK-Daten
FR2610590B1 (fr) Dispositif destine a ralentir une bicyclette
FR2549255B1 (fr) Procede d'interpretation de sujet pour un systeme d'enseignement assiste par ordinateur
FR2655373B1 (fr) Systeme pour conduire un dispositif d'exploration non rigide dans un puits ou sa progression par gravite est difficile.
AR244446A1 (es) Un aparato para estandarizar datos de lectura a un reloj sincronizado por datos.
DE69300523D1 (de) Prozessorschnittstellenschaltung zum Austausch von seriellen digitalen Daten mit einem Peripheriegerät.
FR2665592B1 (fr) Appareil et procede de gestion de donnees transmises par un bus de donnees.
DE69031106D1 (de) System zum Übertragen von Bilddaten
FR2788354B1 (fr) Systeme d'ordinateur et procede pour preparer un support pouvant etre lu par un ordinateur
FR2678958B1 (fr) Procede pour faire fonctionner un appareil de tissage direct.
FR2651057B1 (fr) Dispositif antibalancement pour distributeur automatique
FR2656707B1 (fr) Procede d'exploitation d'un bus d'ordinateur.
DE68922856T2 (de) Behandlungsgerät mit austauschsystem für filminformation für einen film mit magnetspuren.