FR2611939B1 - Dispositif de traduction d'adresse comportant une memoire tampon de traduction d'adresse chargee avec les bits de presence - Google Patents

Dispositif de traduction d'adresse comportant une memoire tampon de traduction d'adresse chargee avec les bits de presence

Info

Publication number
FR2611939B1
FR2611939B1 FR8802638A FR8802638A FR2611939B1 FR 2611939 B1 FR2611939 B1 FR 2611939B1 FR 8802638 A FR8802638 A FR 8802638A FR 8802638 A FR8802638 A FR 8802638A FR 2611939 B1 FR2611939 B1 FR 2611939B1
Authority
FR
France
Prior art keywords
address translation
memory loaded
presence bits
translation device
translation memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR8802638A
Other languages
English (en)
Other versions
FR2611939A1 (fr
Inventor
Takagi Hitoshi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of FR2611939A1 publication Critical patent/FR2611939A1/fr
Application granted granted Critical
Publication of FR2611939B1 publication Critical patent/FR2611939B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
FR8802638A 1987-03-03 1988-03-02 Dispositif de traduction d'adresse comportant une memoire tampon de traduction d'adresse chargee avec les bits de presence Expired - Fee Related FR2611939B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62046739A JP2580587B2 (ja) 1987-03-03 1987-03-03 アドレス変換バッファ

Publications (2)

Publication Number Publication Date
FR2611939A1 FR2611939A1 (fr) 1988-09-09
FR2611939B1 true FR2611939B1 (fr) 1994-04-08

Family

ID=12755700

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8802638A Expired - Fee Related FR2611939B1 (fr) 1987-03-03 1988-03-02 Dispositif de traduction d'adresse comportant une memoire tampon de traduction d'adresse chargee avec les bits de presence

Country Status (2)

Country Link
JP (1) JP2580587B2 (fr)
FR (1) FR2611939B1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6027562B2 (ja) * 2014-02-24 2016-11-16 株式会社東芝 キャッシュメモリシステムおよびプロセッサシステム

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4084225A (en) * 1976-09-24 1978-04-11 Sperry Rand Corporation Virtual address translator
US4520441A (en) * 1980-12-15 1985-05-28 Hitachi, Ltd. Data processing system
JPS6010336B2 (ja) * 1981-03-31 1985-03-16 富士通株式会社 アドレス比較方式
JPS5987566A (ja) * 1982-11-12 1984-05-21 Hitachi Ltd メモリアクセス検出方式

Also Published As

Publication number Publication date
FR2611939A1 (fr) 1988-09-09
JPS63214852A (ja) 1988-09-07
JP2580587B2 (ja) 1997-02-12

Similar Documents

Publication Publication Date Title
DE3882420D1 (de) Entwickler-behaelter und zufuehrungsgeraet.
DE3751446D1 (de) Multiprozessor-Speicherbetriebsverfahren und -vorrichtung.
FR2474721B1 (fr) Dispositif de memoire d'antememoire
DE3882278D1 (de) Mos-speicher.
DE3689488D1 (de) Speicheranordnung mit vereinfachtem und schnellem Daten-Cachespeicher.
GB8921964D0 (en) Invert emulsion drilling fluid
DE3851444D1 (de) Halbleiterfestwertspeichereinrichtung.
IT1228728B (it) Sistema multiprocessore con replicazione di dati globali e due livelli di unita' di traduzione indirizzi.
DE3481392D1 (de) Adressengesteuerte automatische busarbitrierung und adressenmodifizierung.
DE3885594D1 (de) Speicherprüfgerät.
DE3779705D1 (de) Integrierte speicherschaltung mit blockadressierung.
FR2609831B1 (fr) Circuit de lecture pour memoire
DE68907457D1 (de) Nichtwaesserige elektrorheologische fluessigkeit.
FR2619939B1 (fr) Circuit de detection de transitions d'adresses
DE3788704D1 (de) Speichersteuerungsanordnung und Logik-in-Speichervorrichtung.
EP0284751A3 (en) Cache memory
FR2659460B1 (fr) Sous-systeme peripherique de memoire de masse.
FR2600187B1 (fr) Support de memoire portatif
DE3865543D1 (de) Busadressierungsvorrichtung.
FR2611939B1 (fr) Dispositif de traduction d'adresse comportant une memoire tampon de traduction d'adresse chargee avec les bits de presence
FR2683927B1 (fr) Memoire tampon d'image.
DE69022304D1 (de) Elektronisches Gerät mit Nur-Lese-Speichern.
EP0260837A3 (en) Microprocessor with selective cache memory
GB8724358D0 (en) Content addressable memory
KR910006110B1 (en) Memory device using address multiplexing

Legal Events

Date Code Title Description
ST Notification of lapse