FR2515902B1 - DIGITAL CLOCK SYNCHRONIZATION DEVICE AND ITS APPLICATION TO CONNECTION NETWORKS - Google Patents

DIGITAL CLOCK SYNCHRONIZATION DEVICE AND ITS APPLICATION TO CONNECTION NETWORKS

Info

Publication number
FR2515902B1
FR2515902B1 FR8120582A FR8120582A FR2515902B1 FR 2515902 B1 FR2515902 B1 FR 2515902B1 FR 8120582 A FR8120582 A FR 8120582A FR 8120582 A FR8120582 A FR 8120582A FR 2515902 B1 FR2515902 B1 FR 2515902B1
Authority
FR
France
Prior art keywords
application
clock synchronization
synchronization device
digital clock
connection networks
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR8120582A
Other languages
French (fr)
Other versions
FR2515902A1 (en
Inventor
Gerard
Jacques
Marie Body
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Societe Anonyme de Telecommunications SAT
Original Assignee
Societe Anonyme de Telecommunications SAT
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Societe Anonyme de Telecommunications SAT filed Critical Societe Anonyme de Telecommunications SAT
Priority to FR8120582A priority Critical patent/FR2515902B1/en
Priority to GB08230977A priority patent/GB2112236B/en
Priority to IT24023/82A priority patent/IT1153336B/en
Publication of FR2515902A1 publication Critical patent/FR2515902A1/en
Application granted granted Critical
Publication of FR2515902B1 publication Critical patent/FR2515902B1/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/181—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a numerical count result being used for locking the loop, the counter counting during fixed time intervals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • H03L7/146—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by using digital means for generating the oscillator control signal
    • H03L7/148—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by using digital means for generating the oscillator control signal said digital means comprising a counter or a divider
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
FR8120582A 1981-11-03 1981-11-03 DIGITAL CLOCK SYNCHRONIZATION DEVICE AND ITS APPLICATION TO CONNECTION NETWORKS Expired FR2515902B1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR8120582A FR2515902B1 (en) 1981-11-03 1981-11-03 DIGITAL CLOCK SYNCHRONIZATION DEVICE AND ITS APPLICATION TO CONNECTION NETWORKS
GB08230977A GB2112236B (en) 1981-11-03 1982-10-29 Digital device for clock signal synchronization
IT24023/82A IT1153336B (en) 1981-11-03 1982-11-02 NUMERICAL CLOCK SYNCHRONIZATION DEVICE

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8120582A FR2515902B1 (en) 1981-11-03 1981-11-03 DIGITAL CLOCK SYNCHRONIZATION DEVICE AND ITS APPLICATION TO CONNECTION NETWORKS

Publications (2)

Publication Number Publication Date
FR2515902A1 FR2515902A1 (en) 1983-05-06
FR2515902B1 true FR2515902B1 (en) 1985-12-06

Family

ID=9263648

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8120582A Expired FR2515902B1 (en) 1981-11-03 1981-11-03 DIGITAL CLOCK SYNCHRONIZATION DEVICE AND ITS APPLICATION TO CONNECTION NETWORKS

Country Status (3)

Country Link
FR (1) FR2515902B1 (en)
GB (1) GB2112236B (en)
IT (1) IT1153336B (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3401486A1 (en) * 1984-01-18 1985-07-25 Bayer Ag, 5090 Leverkusen METHOD AND MEANS FOR PREVENTING OIL STOCK BLOCKING BY EMULSION FORMATION BASED ON ASPHALT DEPOSITS
US5258720A (en) * 1984-03-02 1993-11-02 Itt Corporation Digital sample and hold phase detector
GB2267617B (en) * 1985-04-15 1994-04-27 Int Standard Electric Corp A digital sample and hold phase detector
GB2199708B (en) * 1986-11-01 1991-05-01 Storno As Digital automatic frequency control
US5228057A (en) * 1989-11-15 1993-07-13 Telefonaktiebolaget L M Ericsson Method of determining sampling time points
JP2812453B2 (en) 1990-06-29 1998-10-22 アナログ・ディバイセス・インコーポレーテッド Multi-phase clock signal generation device and its phase detector and restoration device
ES2048681B1 (en) * 1992-10-30 1995-01-01 Alcatel Standard Electrica DIGITAL FREQUENCY SYNTHESIZER.
US5861842A (en) * 1997-08-29 1999-01-19 Space Systems/Loral, Inc. Spacecraft disciplined reference oscillator
US7194056B2 (en) * 2001-06-25 2007-03-20 Rambus Inc. Determining phase relationships using digital phase values
JP4356946B2 (en) * 2006-03-31 2009-11-04 日本電波工業株式会社 PLL device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3940558A (en) * 1975-01-31 1976-02-24 Digital Communications Corporation Remote master/slave station clock
US3989931A (en) * 1975-05-19 1976-11-02 Rockwell International Corporation Pulse count generator for wide range digital phase detector
JPS5821967B2 (en) * 1977-11-07 1983-05-06 日本電気株式会社 phase synchronizer
JPS594900B2 (en) * 1979-09-03 1984-02-01 日本電気株式会社 clock recovery circuit

Also Published As

Publication number Publication date
GB2112236B (en) 1985-06-19
GB2112236A (en) 1983-07-13
FR2515902A1 (en) 1983-05-06
IT1153336B (en) 1987-01-14
IT8224023A0 (en) 1982-11-02

Similar Documents

Publication Publication Date Title
JPS54147745A (en) Interface device and method of synchronizing same
KR890700248A (en) Digital image capture system
BE893586A (en) CHANNEL INTERFACE CIRCUIT
JPS54126422A (en) Method of displaying video and digital device therefor
SE0402229L (en) Digital telephone system
FR2344072A1 (en) SYNCHRONIZATION CLOCK SYSTEM
BR8503045A (en) DIGITAL DISPLAY DEVICE
FR2474799B1 (en) DATA ACQUISITION SYSTEM AND ANALOG-TO-DIGITAL CONVERTER
DE3572277D1 (en) FRAME SYNCHRONIZATION DEVICE
FR2416607B1 (en) DIGITAL TYPE TELEVISION SYSTEM AND METHOD
DK307685A (en) DIGITAL PHONE DEVICE
FR2737367B1 (en) METHOD AND DEVICE FOR SYNCHRONIZING CLOCK OF DIGITAL ENCODERS AND DECODERS
FR2515902B1 (en) DIGITAL CLOCK SYNCHRONIZATION DEVICE AND ITS APPLICATION TO CONNECTION NETWORKS
FR2578206B1 (en) SYNCHRONIZATION DEVICE
JPS54100624A (en) Method of and device for converting video signal
FR2556437B1 (en) TRIPLE SYNCHRONIZATION DEVICE
FR2604318B1 (en) SYMBOL SYNCHRONIZATION METHOD AND DEVICE AND THEIR APPLICATION TO THE SYMBOL DEMODULATION OF DIGITAL MESSAGES
KR880701513A (en) Video playback device
DK33587A (en) DIGITAL HEARING DEVICE
JPS57138241A (en) Method and device for synchronizing bucket transmitted digital signal
JPS53142817A (en) Method of and device for digitizing video signal
FR2573593B1 (en) DIGITAL INTERCOM AND DATA TRANSMISSION SYSTEM
FR2608337B1 (en) DIGITAL MULTIPLEXING AND DEMULTIPLEXING EQUIPMENT FOR PACKETS OF DIFFERENT LENGTHS
JPS5425520A (en) Method of connecting sewer and so on
JPS57160308A (en) Switching device and method of producing stab positioning device

Legal Events

Date Code Title Description
DL Decision of the director general to leave to make available licences of right
TP Transmission of property