FR2473815A1 - Perfectionnement a un circuit logique mos dynamique realise en technique d'entrelacement - Google Patents

Perfectionnement a un circuit logique mos dynamique realise en technique d'entrelacement Download PDF

Info

Publication number
FR2473815A1
FR2473815A1 FR8100794A FR8100794A FR2473815A1 FR 2473815 A1 FR2473815 A1 FR 2473815A1 FR 8100794 A FR8100794 A FR 8100794A FR 8100794 A FR8100794 A FR 8100794A FR 2473815 A1 FR2473815 A1 FR 2473815A1
Authority
FR
France
Prior art keywords
circuit
point
transistors
technique
junction point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR8100794A
Other languages
English (en)
French (fr)
Other versions
FR2473815B1 (US20070167544A1-20070719-C00007.png
Inventor
Egon Mathes
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of FR2473815A1 publication Critical patent/FR2473815A1/fr
Application granted granted Critical
Publication of FR2473815B1 publication Critical patent/FR2473815B1/fr
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096Synchronous circuits, i.e. using clock signals
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01Modifications for accelerating switching
    • H03K19/017Modifications for accelerating switching in field-effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
FR8100794A 1980-01-16 1981-01-16 Perfectionnement a un circuit logique mos dynamique realise en technique d'entrelacement Granted FR2473815A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19803001389 DE3001389A1 (de) 1980-01-16 1980-01-16 Schaltungsanordnung in integrierter schaltungstechnik mit feldeffekttransistoren

Publications (2)

Publication Number Publication Date
FR2473815A1 true FR2473815A1 (fr) 1981-07-17
FR2473815B1 FR2473815B1 (US20070167544A1-20070719-C00007.png) 1984-04-27

Family

ID=6092176

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8100794A Granted FR2473815A1 (fr) 1980-01-16 1981-01-16 Perfectionnement a un circuit logique mos dynamique realise en technique d'entrelacement

Country Status (9)

Country Link
US (1) US4415819A (US20070167544A1-20070719-C00007.png)
JP (1) JPS56106428A (US20070167544A1-20070719-C00007.png)
AU (1) AU538856B2 (US20070167544A1-20070719-C00007.png)
DE (1) DE3001389A1 (US20070167544A1-20070719-C00007.png)
FR (1) FR2473815A1 (US20070167544A1-20070719-C00007.png)
GB (1) GB2069271B (US20070167544A1-20070719-C00007.png)
HK (1) HK75384A (US20070167544A1-20070719-C00007.png)
IT (1) IT1135013B (US20070167544A1-20070719-C00007.png)
SG (1) SG42484G (US20070167544A1-20070719-C00007.png)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3047222A1 (de) * 1980-12-15 1982-07-15 Naamloze Vennootschap Philips' Gloeilampenfabrieken, 5621 Eindhoven Verknuepfungsschaltung in 2-phasen-mos-technik
US4496851A (en) * 1982-03-01 1985-01-29 Texas Instruments Incorporated Dynamic metal oxide semiconductor field effect transistor clocking circuit
GB2120029B (en) * 1982-05-12 1985-10-23 Philips Electronic Associated Dynamic two-phase circuit arrangement
CA1257343A (en) * 1986-07-02 1989-07-11 Robert C. Rose Self-timed programmable logic array with pre-charge circuit
US5208489A (en) * 1986-09-03 1993-05-04 Texas Instruments Incorporated Multiple compound domino logic circuit
US5015882A (en) * 1986-09-03 1991-05-14 Texas Instruments Incorporated Compound domino CMOS circuit
JPS63228494A (ja) * 1987-03-18 1988-09-22 Fujitsu Ltd ダイナミツク型デコ−ダ回路
JPS6482819A (en) * 1987-09-25 1989-03-28 Toshiba Corp Programmable logic array
US4851714A (en) * 1987-12-11 1989-07-25 American Telephone And Telgraph Company, At&T Bell Laboratories Multiple output field effect transistor logic
US5262687A (en) * 1992-03-09 1993-11-16 Zilog, Inc. Decoder circuit with bypass circuitry and reduced input capacitance for greater speed
US6201425B1 (en) 1999-01-25 2001-03-13 International Business Machines Corporation Method and apparatus for reducing charge sharing and the bipolar effect in stacked SOI circuits

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3573487A (en) * 1969-03-05 1971-04-06 North American Rockwell High speed multiphase gate

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS48101846A (US20070167544A1-20070719-C00007.png) * 1972-04-03 1973-12-21
JPS4942414A (US20070167544A1-20070719-C00007.png) * 1972-08-28 1974-04-22
JPS568666B2 (US20070167544A1-20070719-C00007.png) * 1974-06-26 1981-02-25
US3982138A (en) * 1974-10-09 1976-09-21 Rockwell International Corporation High speed-low cost, clock controlled CMOS logic implementation
US4107548A (en) * 1976-03-05 1978-08-15 Hitachi, Ltd. Ratioless type MIS logic circuit
US4123669A (en) * 1977-09-08 1978-10-31 International Business Machines Corporation Logical OR circuit for programmed logic arrays

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3573487A (en) * 1969-03-05 1971-04-06 North American Rockwell High speed multiphase gate

Also Published As

Publication number Publication date
SG42484G (en) 1985-02-08
FR2473815B1 (US20070167544A1-20070719-C00007.png) 1984-04-27
IT8119107A0 (it) 1981-01-13
AU6619681A (en) 1982-04-22
DE3001389A1 (de) 1981-07-23
HK75384A (en) 1984-10-12
AU538856B2 (en) 1984-08-30
IT1135013B (it) 1986-08-20
JPS56106428A (en) 1981-08-24
GB2069271A (en) 1981-08-19
GB2069271B (en) 1984-02-22
US4415819A (en) 1983-11-15

Similar Documents

Publication Publication Date Title
EP1085659B1 (fr) Convertisseur numérique-analogique en courant
FR2473815A1 (fr) Perfectionnement a un circuit logique mos dynamique realise en technique d'entrelacement
EP0398778A1 (fr) Echantillonneur-bloqueur à haute fréquence d'échantillonnage
EP0421896B1 (fr) Convertisseur analogique/numérique à haute fréquence de conversion
EP0328465A1 (fr) Circuit de commande de grille d'un transistor MOS de puissance fonctionnant en commutation
EP0513124B1 (fr) Circuit d'echantillonnage de signaux analogiques
EP0194195A1 (fr) Bascule bistable statique en technologie CMOS
FR2490042A1 (fr) Dispositif de commutation analogique electronique
EP0006053B1 (fr) Dispositif différentiel à transfert de charges électriques, filtre et ligne à retard comportant un tel dispositif
EP0905907B1 (fr) Porte logique OU-exclusif à quatre entrées complémentaires deux à deux et à deux sorties complémentaires, et multiplicateur de fréquence l'incorporant
FR2551279A1 (fr) Generateur d'onde sinusoidale, dont la frequence est asservie a un signal binaire, notamment pour modem
FR2648643A1 (fr) Circuit d'interface entre deux circuits numeriques de natures differentes
EP0109106B1 (fr) Circuit convertisseur de niveaux de signaux entre une logique de type saturée et une logique de type non saturée
EP0012667B1 (fr) Procédé de filtrage d'un signal électrique par transfert de charges dans un semi-conducteur et filtre à capacités commutées utilisant un tel procédé
FR2760151A1 (fr) Amplificateur-tampon de commande de bus
EP0207826A1 (fr) Dispositif de détection avec retard et intégration en phase
FR2718903A1 (fr) Circuit à retard réglable.
EP0021908B1 (fr) Dispositif inverseur de phase à transfert de charges et amplificateur différentiel comportant un tel dispositif
FR2575013A1 (fr) Porte logique a coincidence, et circuits logiques sequentiels mettant en oeuvre cette porte a coincidence
FR2547684A1 (fr) Convertisseur analogique-numerique de type capacitif
EP0017541B1 (fr) Filtre transversal à transfert de charges électriques
EP0865164A1 (fr) Circuit convertisseur de niveaux analogiques
FR2767243A1 (fr) Dispositif adaptateur symetrique de commutation d'un signal logique
EP0553020B1 (fr) Etage de sortie TTL-CMOS pour circuit intégré
FR2653277A1 (fr) Circuit integre logique, a temps de basculement reglable.

Legal Events

Date Code Title Description
ST Notification of lapse