FR2444316A1 - - Google Patents

Info

Publication number
FR2444316A1
FR2444316A1 FR8007144A FR8007144A FR2444316A1 FR 2444316 A1 FR2444316 A1 FR 2444316A1 FR 8007144 A FR8007144 A FR 8007144A FR 8007144 A FR8007144 A FR 8007144A FR 2444316 A1 FR2444316 A1 FR 2444316A1
Authority
FR
France
Prior art keywords
memory
cpu
data
read
dependence
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
FR8007144A
Other languages
French (fr)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EMC Corp
Original Assignee
Data General Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Data General Corp filed Critical Data General Corp
Publication of FR2444316A1 publication Critical patent/FR2444316A1/fr
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/226—Microinstruction function, e.g. input/output microinstruction; diagnostic microinstruction; microinstruction format
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4482—Procedural
    • G06F9/4484—Executing subprograms

Abstract

La mémoire il est commandée par une horloge 12 placée sous la dépendance d'un signal d'instruction reçu de l'unité centrale CPU 10 de l'ordinateur. Il est prévu dans ladite mémoire 11 des moyens qui répondent à ce signal pour bloquer la CPU 10 à son état en cours quand la donnée à lire dans il n'y est pas disponible ou quand 11 n'est pas prête à recevoir une donnée à l'enregistrement D'autres circuits permettent de ré-enregistrer au même emplacement une donnée lue de la mémoire 11 par la CPU 10 et transformée par cette dernière.The memory 11 is controlled by a clock 12 placed under the dependence of an instruction signal received from the central unit CPU 10 of the computer. Means 11 that respond to this signal are provided in said memory 11 to block the CPU 10 in its current state when the data to be read in is not available there or when 11 is not ready to receive data at the recording Other circuits make it possible to re-record at the same location a data read from the memory 11 by the CPU 10 and transformed by the latter.

FR8007144A 1973-08-10 1980-03-31 Pending FR2444316A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US38752373A 1973-08-10 1973-08-10

Publications (1)

Publication Number Publication Date
FR2444316A1 true FR2444316A1 (en) 1980-07-11

Family

ID=23530244

Family Applications (2)

Application Number Title Priority Date Filing Date
FR7428153A Expired FR2240483B1 (en) 1973-08-10 1974-08-08
FR8007144A Pending FR2444316A1 (en) 1973-08-10 1980-03-31

Family Applications Before (1)

Application Number Title Priority Date Filing Date
FR7428153A Expired FR2240483B1 (en) 1973-08-10 1974-08-08

Country Status (6)

Country Link
JP (1) JPS51115743A (en)
CA (1) CA1008970A (en)
DE (2) DE2438383A1 (en)
FR (2) FR2240483B1 (en)
GB (1) GB1482603A (en)
NL (1) NL7410610A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4079455A (en) * 1976-12-13 1978-03-14 Rca Corporation Microprocessor architecture

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3564507A (en) * 1968-04-10 1971-02-16 Ibm Asynchronous interface for use between a main memory and a central processing unit
FR1604084A (en) * 1968-01-15 1971-07-05
DE2252489A1 (en) * 1971-12-30 1973-07-05 Ibm STORAGE SYSTEM

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1604084A (en) * 1968-01-15 1971-07-05
US3564507A (en) * 1968-04-10 1971-02-16 Ibm Asynchronous interface for use between a main memory and a central processing unit
DE2252489A1 (en) * 1971-12-30 1973-07-05 Ibm STORAGE SYSTEM

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 7, no. 9, février 1965, pages 754-755, New York, USA *

Also Published As

Publication number Publication date
FR2240483B1 (en) 1980-07-04
JPS51115743A (en) 1976-10-12
NL7410610A (en) 1975-02-12
GB1482603A (en) 1977-08-10
DE2462728C2 (en) 1985-06-05
CA1008970A (en) 1977-04-19
JPS5529455B2 (en) 1980-08-04
FR2240483A1 (en) 1975-03-07
DE2438383A1 (en) 1975-02-20
AU7163674A (en) 1976-01-29

Similar Documents

Publication Publication Date Title
FR2354597A1 (en) DATA PROCESSING SYSTEM
KR880008228A (en) Display
FR2413822A1 (en) PULSE GENERATOR
FR2430066A1 (en) INTEGRATED CIRCUIT STRUCTURE
KR880000900A (en) Talking fire alarm circuit
KR950003989A (en) Microcomputer
FR2366624A1 (en) INITIALIZATION DEVICE FOR INALTERABLE MEMORY
FR2331121A1 (en) DEVICE FOR RECORDING BINARY SIGNALS IN SELECTED ELEMENTS OF A MOS MEMORY
FR2444316A1 (en)
KR860004349A (en) Process I / O Device of Sequence Controller
FR1426518A (en) Sampling signal circuit
FR2433267A1 (en) APPARATUS FOR RECEIVING, STORING AND PROVIDING DIGITAL SIGNAL SEQUENCES
FR2445557A1 (en) DATA TRANSFER DEVICE
FR1397657A (en) Device for the rapid comparison, with a digital calculator, of a set of information words with a reference word or with another set of words
FR2357979A1 (en) MEMORY FOR COMPUTER
FR2386076A1 (en) COMPUTER MICROPROGRAM MEMORY
FR2434375A1 (en) CALCULATOR BALANCE
Sisson Year's Work in English Studies, The, XXXV, ed. by B. White (Book Review)
FR2445587A1 (en) DEVICE FOR TESTING A WITNESS CHARACTER RECORDED IN A MEMORY
KR840007337A (en) Digital signal synthesis circuit
SU748413A1 (en) Microprogramme-control device
SU1606971A1 (en) Device for controlling data recall
RU1795558C (en) Device for data input and output
JPS57114939A (en) Buffer register control system
SU1320846A1 (en) Buffer memory