FR2377122B1 - - Google Patents

Info

Publication number
FR2377122B1
FR2377122B1 FR7800243A FR7800243A FR2377122B1 FR 2377122 B1 FR2377122 B1 FR 2377122B1 FR 7800243 A FR7800243 A FR 7800243A FR 7800243 A FR7800243 A FR 7800243A FR 2377122 B1 FR2377122 B1 FR 2377122B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7800243A
Other languages
French (fr)
Other versions
FR2377122A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NAZARIAN ARTASHES
Original Assignee
NAZARIAN ARTASHES
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NAZARIAN ARTASHES filed Critical NAZARIAN ARTASHES
Publication of FR2377122A1 publication Critical patent/FR2377122A1/fr
Application granted granted Critical
Publication of FR2377122B1 publication Critical patent/FR2377122B1/fr
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/09403—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using junction field-effect transistors
    • H03K19/09414—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using junction field-effect transistors with gate injection or static induction [STIL]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
    • H03K19/091—Integrated injection logic or merged transistor logic
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/09403—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using junction field-effect transistors
    • H03K19/09418—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using junction field-effect transistors in combination with bipolar transistors [BIFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/211—Design considerations for internal polarisation
    • H10D89/213—Design considerations for internal polarisation in field-effect devices
    • H10D89/217—Design considerations for internal polarisation in field-effect devices comprising arrangements for charge injection in static induction transistor logic [SITL] devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Bipolar Integrated Circuits (AREA)
FR7800243A 1977-01-06 1978-01-05 Circuit logique integre Granted FR2377122A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU772438345A SU619066A1 (ru) 1977-01-06 1977-01-06 Интегральный логический элемент

Publications (2)

Publication Number Publication Date
FR2377122A1 FR2377122A1 (fr) 1978-08-04
FR2377122B1 true FR2377122B1 (en:Method) 1980-07-18

Family

ID=20689964

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7800243A Granted FR2377122A1 (fr) 1977-01-06 1978-01-05 Circuit logique integre

Country Status (11)

Country Link
US (1) US4160918A (en:Method)
JP (1) JPS53108271A (en:Method)
CH (1) CH618547A5 (en:Method)
CS (1) CS196933B1 (en:Method)
DD (1) DD134169A1 (en:Method)
DE (1) DE2800336A1 (en:Method)
FR (1) FR2377122A1 (en:Method)
GB (1) GB1550793A (en:Method)
NL (1) NL7800042A (en:Method)
PL (1) PL112708B1 (en:Method)
SU (1) SU619066A1 (en:Method)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5919476B2 (ja) * 1978-05-16 1984-05-07 工業技術院長 半導体集積回路
JPS5546548A (en) * 1978-09-28 1980-04-01 Semiconductor Res Found Electrostatic induction integrated circuit
US4300064A (en) * 1979-02-12 1981-11-10 Rockwell International Corporation Schottky diode FET logic integrated circuit
US4405870A (en) * 1980-12-10 1983-09-20 Rockwell International Corporation Schottky diode-diode field effect transistor logic
GB2130790B (en) * 1982-10-26 1986-04-16 Plessey Co Plc Integrated injection logic device
US5467050A (en) * 1994-01-04 1995-11-14 Texas Instruments Incorporated Dynamic biasing circuit for semiconductor device
US5495198A (en) * 1994-01-04 1996-02-27 Texas Instruments Incorporated Snubbing clamp network

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7015520A (en:Method) * 1970-10-23 1972-04-25
US3816758A (en) * 1971-04-14 1974-06-11 Ibm Digital logic circuit
DE2356301C3 (de) * 1973-11-10 1982-03-11 Ibm Deutschland Gmbh, 7000 Stuttgart Monolithisch integrierte, logische Schaltung
NL7414273A (nl) * 1974-11-01 1976-05-04 Philips Nv Logische schakeling.
SU597094A1 (ru) 1974-11-27 1978-03-05 Московский институт электронной техники Инжекционный логический элемент
DE2509530C2 (de) * 1975-03-05 1985-05-23 Ibm Deutschland Gmbh, 7000 Stuttgart Halbleiteranordnung für die Grundbausteine eines hochintegrierbaren logischen Halbleiterschaltungskonzepts basierend auf Mehrfachkollektor-Umkehrtransistoren
US4053923A (en) * 1976-09-23 1977-10-11 Motorola, Inc. Integrated logic elements with improved speed-power characteristics

Also Published As

Publication number Publication date
SU619066A1 (ru) 1979-03-15
PL112708B1 (en) 1980-10-31
NL7800042A (nl) 1978-07-10
DE2800336A1 (de) 1978-07-13
JPS53108271A (en) 1978-09-20
CH618547A5 (en:Method) 1980-07-31
US4160918A (en) 1979-07-10
PL203795A1 (pl) 1978-08-28
FR2377122A1 (fr) 1978-08-04
GB1550793A (en) 1979-08-22
DD134169A1 (de) 1979-02-07
CS196933B1 (en) 1980-04-30

Similar Documents

Publication Publication Date Title
FR2375825B1 (en:Method)
FR2379046B1 (en:Method)
FR2376333B1 (en:Method)
FR2378923B2 (en:Method)
FR2377122B1 (en:Method)
AU3353778A (en:Method)
FR2378316B1 (en:Method)
DK140520C (en:Method)
DK334377A (en:Method)
AU495917B2 (en:Method)
AR210643A1 (en:Method)
AU71461S (en:Method)
BG25851A1 (en:Method)
BG25840A1 (en:Method)
CH614416A5 (en:Method)
CH612002A5 (en:Method)
CH608657A5 (en:Method)
CH606576A5 (en:Method)
BG26905A1 (en:Method)
BG25860A1 (en:Method)
BE865722A (en:Method)
BG25855A1 (en:Method)
BG25853A1 (en:Method)
BG25852A1 (en:Method)
BG25829A1 (en:Method)

Legal Events

Date Code Title Description
ST Notification of lapse