FR2355315A1 - Procede de realisation de masques photographiques - Google Patents
Procede de realisation de masques photographiquesInfo
- Publication number
- FR2355315A1 FR2355315A1 FR7618601A FR7618601A FR2355315A1 FR 2355315 A1 FR2355315 A1 FR 2355315A1 FR 7618601 A FR7618601 A FR 7618601A FR 7618601 A FR7618601 A FR 7618601A FR 2355315 A1 FR2355315 A1 FR 2355315A1
- Authority
- FR
- France
- Prior art keywords
- master
- assembled
- chip
- photomask
- subcells
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
- G03F7/70475—Stitching, i.e. connecting image fields to produce a device field, the field occupied by a device such as a memory chip, processor chip, CCD, flat panel display
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
Abstract
L'invention concerne un procédé de réalisation de masques. Afin de concilier définition et champ des objectifs, on découpe dans le masque des motifs élémentaires dont la répétition par juxtaposition jointive permet de reproduire la totalité du masque, et on en fait un premier dessin à l'échelle maximale compatible avec les dimensions des objectifs utilisés; puis on procède à des réductions photographiques successives, la dernière de celles-ci étant faite - à partir du cliché de la figure 2 - dans une installation dont la plaque est portée par une table mobile dont la position est reglable avec précision. Chacun des éléments m, c, m, III, c, d, m etc. est photographié, les autres étant masqués, autant de fois que nécessaire, la position de la table étant réglée, chaque fois, de manière à obtenir la juxtaposition en question. Application à la fabrication de masques pour plaquettes de semi-conducteur de grandes dimensions (jusqu'à diamétre = 75 mm).
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7618601A FR2355315A1 (fr) | 1976-06-18 | 1976-06-18 | Procede de realisation de masques photographiques |
DE19772727190 DE2727190A1 (de) | 1976-06-18 | 1977-06-16 | Verfahren zur herstellung von photomasken |
JP7195277A JPS52155976A (en) | 1976-06-18 | 1977-06-17 | Method of forming mask for integrated circuit pattern |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7618601A FR2355315A1 (fr) | 1976-06-18 | 1976-06-18 | Procede de realisation de masques photographiques |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2355315A1 true FR2355315A1 (fr) | 1978-01-13 |
FR2355315B1 FR2355315B1 (fr) | 1980-04-18 |
Family
ID=9174599
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7618601A Granted FR2355315A1 (fr) | 1976-06-18 | 1976-06-18 | Procede de realisation de masques photographiques |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPS52155976A (fr) |
DE (1) | DE2727190A1 (fr) |
FR (1) | FR2355315A1 (fr) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0055620B1 (fr) * | 1980-12-29 | 1985-12-18 | Fujitsu Limited | Méthode pour la projection des dessins de circuits |
DE3138761A1 (de) * | 1981-09-29 | 1983-04-14 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zur herstellung von ueberlappungsgewichteten interdigitalstrukturen |
JPS60218650A (ja) * | 1984-04-16 | 1985-11-01 | Canon Inc | パタ−ン露光方法 |
JPH0622192B2 (ja) * | 1985-04-25 | 1994-03-23 | キヤノン株式会社 | 表示パネル製造方法 |
DE19520819A1 (de) * | 1995-05-30 | 1996-12-05 | Deutsche Telekom Ag | Verfahren zur Ausnutzung scheibenförmigen Ausgangsmaterials bei der Herstellung optoelektronischer Bauelemente mit Gittern variabler Gitterperiode |
-
1976
- 1976-06-18 FR FR7618601A patent/FR2355315A1/fr active Granted
-
1977
- 1977-06-16 DE DE19772727190 patent/DE2727190A1/de active Granted
- 1977-06-17 JP JP7195277A patent/JPS52155976A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
DE2727190C3 (fr) | 1980-06-12 |
DE2727190A1 (de) | 1977-12-22 |
DE2727190B2 (fr) | 1979-09-20 |
FR2355315B1 (fr) | 1980-04-18 |
JPS52155976A (en) | 1977-12-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS52149444A (en) | Multiplex virtual space processing data processing system | |
EP0055365A3 (fr) | Processus de génération de topologie pour la conception automatique de circuit | |
JPS52130536A (en) | Semiconductor memory unit | |
FR2355315A1 (fr) | Procede de realisation de masques photographiques | |
JPS56114062A (en) | Multiplex information process system | |
JPS54148449A (en) | Tracer | |
JPS5368046A (en) | Loop-type data highway system | |
JPS559213A (en) | Communication control unit | |
JPS5230351A (en) | Data processing unit | |
JPS5371537A (en) | Information processor | |
JPS5248938A (en) | Initial program load system | |
JPS5324743A (en) | Bus selector for electronic computer | |
JPS5611554A (en) | Bus coupling unit | |
JPS5336149A (en) | Information processing system | |
JPS5325382A (en) | Wiring method of lsi | |
DE3382482D1 (de) | Aluminium-metall-silicid-verbindungsstruktur fuer integrierte schaltungen und deren herstellungsverfahren. | |
JPS55117779A (en) | Buffer control system | |
JPS5531322A (en) | Rising system for system | |
JPS5295941A (en) | Information classification | |
JPS5384437A (en) | Control system for test pattern generation | |
JPS5562594A (en) | Memory device using defective memory element | |
JPS5563423A (en) | Data transfer system | |
JPS5289439A (en) | Computer backup system | |
JPS5390731A (en) | Control circuit for memory unit | |
JPS6465631A (en) | Preparing device for program processing flow |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |