FR2344094B1 - - Google Patents

Info

Publication number
FR2344094B1
FR2344094B1 FR7606879A FR7606879A FR2344094B1 FR 2344094 B1 FR2344094 B1 FR 2344094B1 FR 7606879 A FR7606879 A FR 7606879A FR 7606879 A FR7606879 A FR 7606879A FR 2344094 B1 FR2344094 B1 FR 2344094B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7606879A
Other versions
FR2344094A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CII HONEYWELL BULL
Original Assignee
CII HONEYWELL BULL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CII HONEYWELL BULL filed Critical CII HONEYWELL BULL
Priority to FR7606879A priority Critical patent/FR2344094A1/fr
Priority to US05/776,359 priority patent/US4173781A/en
Priority to DE19772710477 priority patent/DE2710477A1/de
Publication of FR2344094A1 publication Critical patent/FR2344094A1/fr
Application granted granted Critical
Publication of FR2344094B1 publication Critical patent/FR2344094B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
FR7606879A 1976-03-10 1976-03-10 Systeme de gestion coherente des echanges entre deux niveaux contigus d'une hierarchie de memoires Granted FR2344094A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR7606879A FR2344094A1 (fr) 1976-03-10 1976-03-10 Systeme de gestion coherente des echanges entre deux niveaux contigus d'une hierarchie de memoires
US05/776,359 US4173781A (en) 1976-03-10 1977-03-10 System of coherent management of exchanges between two contiguous levels of a hierarchy of memories
DE19772710477 DE2710477A1 (de) 1976-03-10 1977-03-10 Anordnung zur kohaerenten leitung des informationsaustauschs zwischen zwei aneinanderstossenden niveaus einer speicherhierarchie

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7606879A FR2344094A1 (fr) 1976-03-10 1976-03-10 Systeme de gestion coherente des echanges entre deux niveaux contigus d'une hierarchie de memoires

Publications (2)

Publication Number Publication Date
FR2344094A1 FR2344094A1 (fr) 1977-10-07
FR2344094B1 true FR2344094B1 (fr) 1978-12-08

Family

ID=9170234

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7606879A Granted FR2344094A1 (fr) 1976-03-10 1976-03-10 Systeme de gestion coherente des echanges entre deux niveaux contigus d'une hierarchie de memoires

Country Status (3)

Country Link
US (1) US4173781A (fr)
DE (1) DE2710477A1 (fr)
FR (1) FR2344094A1 (fr)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1980001421A1 (fr) * 1979-01-09 1980-07-10 Sullivan Computer Methode et ordinateur a memoire partagee
US4484262A (en) * 1979-01-09 1984-11-20 Sullivan Herbert W Shared memory computer method and apparatus
JPS5680872A (en) * 1979-12-06 1981-07-02 Fujitsu Ltd Buffer memory control system
EP0212678B1 (fr) * 1980-11-10 1990-05-16 International Business Machines Corporation Moyens de détection et de traitement de synonymes dans une antémémoire
US4823259A (en) * 1984-06-29 1989-04-18 International Business Machines Corporation High speed buffer store arrangement for quick wide transfer of data
US4730249A (en) * 1986-01-16 1988-03-08 International Business Machines Corporation Method to operate on large segments of data in a virtual memory data processing system
US4785395A (en) * 1986-06-27 1988-11-15 Honeywell Bull Inc. Multiprocessor coherent cache system including two level shared cache with separately allocated processor storage locations and inter-level duplicate entry replacement
US4885680A (en) * 1986-07-25 1989-12-05 International Business Machines Corporation Method and apparatus for efficiently handling temporarily cacheable data
US5034885A (en) * 1988-03-15 1991-07-23 Kabushiki Kaisha Toshiba Cache memory device with fast data-write capacity
US5136700A (en) * 1989-12-22 1992-08-04 Digital Equipment Corporation Apparatus and method for reducing interference in two-level cache memories
US5689679A (en) * 1993-04-28 1997-11-18 Digital Equipment Corporation Memory system and method for selective multi-level caching using a cache level code
US6047357A (en) * 1995-01-27 2000-04-04 Digital Equipment Corporation High speed method for maintaining cache coherency in a multi-level, set associative cache hierarchy
US7281092B2 (en) * 2005-06-02 2007-10-09 International Business Machines Corporation System and method of managing cache hierarchies with adaptive mechanisms

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3581291A (en) * 1968-10-31 1971-05-25 Hitachi Ltd Memory control system in multiprocessing system
US3588839A (en) * 1969-01-15 1971-06-28 Ibm Hierarchical memory updating system
US3771137A (en) * 1971-09-10 1973-11-06 Ibm Memory control in a multipurpose system utilizing a broadcast
US3820078A (en) * 1972-10-05 1974-06-25 Honeywell Inf Systems Multi-level storage system having a buffer store with variable mapping modes
US3911401A (en) * 1973-06-04 1975-10-07 Ibm Hierarchial memory/storage system for an electronic computer
US3938097A (en) * 1974-04-01 1976-02-10 Xerox Corporation Memory and buffer arrangement for digital computers
FR2308164A1 (fr) * 1975-04-17 1976-11-12 Cii Procede et moyens pour une gestion coherente des informations dans une hierarchie de memoires
US4077059A (en) * 1975-12-18 1978-02-28 Cordi Vincent A Multi-processing system with a hierarchial memory having journaling and copyback

Also Published As

Publication number Publication date
DE2710477A1 (de) 1977-09-15
FR2344094A1 (fr) 1977-10-07
DE2710477C2 (fr) 1988-12-01
US4173781A (en) 1979-11-06

Similar Documents

Publication Publication Date Title
FR2354599B1 (fr)
DE2714346C3 (fr)
DE2760279A1 (fr)
FR2344094B1 (fr)
DK137650C (fr)
DE2732896C2 (fr)
FR2364838B1 (fr)
DK137429C (fr)
FR2364642B3 (fr)
DK139493C (fr)
JPS5320963U (fr)
JPS5552519Y2 (fr)
JPS5512722Y1 (fr)
JPS52165729U (fr)
JPS52139391U (fr)
JPS52132680U (fr)
JPS52130921U (fr)
JPS52115149U (fr)
JPS52114178U (fr)
JPS5351063U (fr)
BG23359A1 (fr)
CH598074A5 (fr)
BG23287A1 (fr)
DD126145A1 (fr)
BG23240A1 (fr)