FR2344073B1 - - Google Patents

Info

Publication number
FR2344073B1
FR2344073B1 FR7705233A FR7705233A FR2344073B1 FR 2344073 B1 FR2344073 B1 FR 2344073B1 FR 7705233 A FR7705233 A FR 7705233A FR 7705233 A FR7705233 A FR 7705233A FR 2344073 B1 FR2344073 B1 FR 2344073B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7705233A
Other languages
French (fr)
Other versions
FR2344073A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of FR2344073A1 publication Critical patent/FR2344073A1/fr
Application granted granted Critical
Publication of FR2344073B1 publication Critical patent/FR2344073B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
FR7705233A 1976-03-12 1977-02-23 Dispositif pour commander la memorisation intermediaire de donnees, devant etre transmises entre deux unites fonctionnelles, dans une memoire tampon Granted FR2344073A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19762610428 DE2610428C3 (de) 1976-03-12 1976-03-12 Anordnung zur Steuerung der Zwischenspeicherung von zwischen zwei Funktionseinheiten zu übertragenden Daten in einem Pufferspeicher

Publications (2)

Publication Number Publication Date
FR2344073A1 FR2344073A1 (fr) 1977-10-07
FR2344073B1 true FR2344073B1 (xx) 1982-03-05

Family

ID=5972294

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7705233A Granted FR2344073A1 (fr) 1976-03-12 1977-02-23 Dispositif pour commander la memorisation intermediaire de donnees, devant etre transmises entre deux unites fonctionnelles, dans une memoire tampon

Country Status (8)

Country Link
AT (1) AT377107B (xx)
BE (1) BE852339A (xx)
CH (1) CH613790A5 (xx)
DE (1) DE2610428C3 (xx)
FR (1) FR2344073A1 (xx)
GB (1) GB1575074A (xx)
IT (1) IT1077686B (xx)
NL (1) NL168969C (xx)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE399773B (sv) * 1977-03-01 1978-02-27 Ellemtel Utvecklings Ab Adress- och avbrottsignalgenerator
US4218758A (en) * 1978-06-30 1980-08-19 International Business Machines Corporation Parallel-to-serial binary data converter with multiphase and multisubphase control
US4298954A (en) * 1979-04-30 1981-11-03 International Business Machines Corporation Alternating data buffers when one buffer is empty and another buffer is variably full of data
CA1143856A (en) * 1979-09-26 1983-03-29 Anthony K. Fung Circular-queue structure
DE3021306A1 (de) * 1980-06-06 1981-12-24 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Anordnung mit einem wenigstens zwei teilnehmern gemeinsamen datenspeicher
DE3149678C2 (de) * 1981-12-15 1984-02-23 Siemens AG, 1000 Berlin und 8000 München Anordnung zur Zwischenspeicherung von zwischen zwei Funktionseinheiten in beiden Richtungen zu übertragenden Informationen in einem Pufferspeicher
DE3239997C1 (de) * 1982-10-28 1984-04-12 Siemens AG, 1000 Berlin und 8000 München Verfahren und Anordnung zur Durchfuehrung von kontinuierlichen Datentransfers bei der Ausfuehrung von Ein-/Ausgabeoperationen ueber Selektor- oder Blockmultiplexkanaele des Ein-/Ausgabewerkes einer Datenverarbeitungsanlage
DE3727434C2 (de) * 1987-08-17 1997-04-30 Siemens Ag Anordnung zum Übertragen von in mehrere Teilwörter unterteilten Datenwörtern

Also Published As

Publication number Publication date
NL7702551A (nl) 1977-09-14
DE2610428A1 (de) 1977-09-15
ATA149177A (de) 1984-06-15
GB1575074A (en) 1980-09-17
DE2610428B2 (xx) 1979-09-13
CH613790A5 (en) 1979-10-15
NL168969B (nl) 1981-12-16
AT377107B (de) 1985-02-11
BE852339A (fr) 1977-09-12
NL168969C (nl) 1982-05-17
FR2344073A1 (fr) 1977-10-07
IT1077686B (it) 1985-05-04
DE2610428C3 (de) 1980-06-19

Similar Documents

Publication Publication Date Title
FR2344073B1 (xx)
CS178379B1 (xx)
DD123972A1 (xx)
DD123165A1 (xx)
BG23342A1 (xx)
CH593347A5 (xx)
CH593478A5 (xx)
CH594137A5 (xx)
CH594450A5 (xx)
CH594552A5 (xx)
CH595610A5 (xx)
CH596635A5 (xx)
CH596941A5 (xx)
CH597372A5 (xx)
CH597415A5 (xx)
CH597484A5 (xx)
CH600456A5 (xx)
CH600922A5 (xx)
CH601084A5 (xx)
CH601568A5 (xx)
CH601649A5 (xx)
CH603378A5 (xx)
CH604351A5 (xx)
CH604441A5 (xx)
CH604445A5 (xx)

Legal Events

Date Code Title Description
ST Notification of lapse