FR2320602B1 - - Google Patents

Info

Publication number
FR2320602B1
FR2320602B1 FR7524256A FR7524256A FR2320602B1 FR 2320602 B1 FR2320602 B1 FR 2320602B1 FR 7524256 A FR7524256 A FR 7524256A FR 7524256 A FR7524256 A FR 7524256A FR 2320602 B1 FR2320602 B1 FR 2320602B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7524256A
Other languages
French (fr)
Other versions
FR2320602A1 (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel CIT SA
Original Assignee
Alcatel CIT SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel CIT SA filed Critical Alcatel CIT SA
Priority to FR7524256A priority Critical patent/FR2320602A1/en
Publication of FR2320602A1 publication Critical patent/FR2320602A1/en
Application granted granted Critical
Publication of FR2320602B1 publication Critical patent/FR2320602B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
FR7524256A 1975-08-04 1975-08-04 Sequential binary number multiplier - has simultaneous controlled shift registers containing parts of multiplicand and assodicated with adder and AND:gates Granted FR2320602A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR7524256A FR2320602A1 (en) 1975-08-04 1975-08-04 Sequential binary number multiplier - has simultaneous controlled shift registers containing parts of multiplicand and assodicated with adder and AND:gates

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7524256A FR2320602A1 (en) 1975-08-04 1975-08-04 Sequential binary number multiplier - has simultaneous controlled shift registers containing parts of multiplicand and assodicated with adder and AND:gates

Publications (2)

Publication Number Publication Date
FR2320602A1 FR2320602A1 (en) 1977-03-04
FR2320602B1 true FR2320602B1 (en) 1979-03-30

Family

ID=9158721

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7524256A Granted FR2320602A1 (en) 1975-08-04 1975-08-04 Sequential binary number multiplier - has simultaneous controlled shift registers containing parts of multiplicand and assodicated with adder and AND:gates

Country Status (1)

Country Link
FR (1) FR2320602A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0186864A1 (en) * 1984-12-27 1986-07-09 Siemens Aktiengesellschaft Fast digital multiplier
EP0188779A1 (en) * 1984-12-27 1986-07-30 Siemens Aktiengesellschaft Fast digital multiplier

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1086043A (en) * 1953-07-02 1955-02-09 Electronique & Automatisme Sa Improvements to multipliers for digital electric calculators
GB796404A (en) * 1953-08-27 1958-06-11 Nat Res Dev Improvements in or relating to electronic digital computing machines
FR2148871A5 (en) * 1971-08-06 1973-03-23 Cit Alcatel

Also Published As

Publication number Publication date
FR2320602A1 (en) 1977-03-04

Similar Documents

Publication Publication Date Title
JPS5197136A (en)
JPS5443495B2 (en)
JPS5236498U (en)
JPS5344618B2 (en)
FR2320602B1 (en)
JPS5527237B2 (en)
JPS5426450B2 (en)
AU480151B2 (en)
FR2316899B1 (en)
AU7818975A (en)
JPS5264674U (en)
JPS556493Y2 (en)
JPS5647595B2 (en)
JPS51100576U (en)
JPS51107798U (en)
JPS5258964U (en)
JPS5280689U (en)
JPS5225994U (en)
JPS5216784U (en)
JPS5278465U (en)
JPS5191617U (en)
JPS51140306U (en)
CH600452A5 (en)
CH600021A5 (en)
BG21722A1 (en)

Legal Events

Date Code Title Description
ST Notification of lapse