FR2315805B1 - - Google Patents

Info

Publication number
FR2315805B1
FR2315805B1 FR7618923A FR7618923A FR2315805B1 FR 2315805 B1 FR2315805 B1 FR 2315805B1 FR 7618923 A FR7618923 A FR 7618923A FR 7618923 A FR7618923 A FR 7618923A FR 2315805 B1 FR2315805 B1 FR 2315805B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7618923A
Other languages
French (fr)
Other versions
FR2315805A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP50075449A external-priority patent/JPS52159A/ja
Priority claimed from JP50120289A external-priority patent/JPS5244550A/ja
Priority claimed from JP50120290A external-priority patent/JPS5244534A/ja
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Publication of FR2315805A1 publication Critical patent/FR2315805A1/fr
Application granted granted Critical
Publication of FR2315805B1 publication Critical patent/FR2315805B1/fr
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/082Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
    • H03K19/09Resistor-transistor logic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0207Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01Modifications for accelerating switching
    • H03K19/013Modifications for accelerating switching in bipolar transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Logic Circuits (AREA)
FR7618923A 1975-06-23 1976-06-22 Circuit logique fondamental et application a des circuits complexes Granted FR2315805A1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP50075449A JPS52159A (en) 1975-06-23 1975-06-23 Fundamental logic circuit
JP50120289A JPS5244550A (en) 1975-10-07 1975-10-07 Basic logic circuit
JP50120290A JPS5244534A (en) 1975-10-07 1975-10-07 Logic circuit

Publications (2)

Publication Number Publication Date
FR2315805A1 FR2315805A1 (fr) 1977-01-21
FR2315805B1 true FR2315805B1 (US06534493-20030318-C00184.png) 1981-12-24

Family

ID=27301822

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7618923A Granted FR2315805A1 (fr) 1975-06-23 1976-06-22 Circuit logique fondamental et application a des circuits complexes

Country Status (6)

Country Link
US (1) US4107547A (US06534493-20030318-C00184.png)
CA (1) CA1069591A (US06534493-20030318-C00184.png)
DE (1) DE2628210C3 (US06534493-20030318-C00184.png)
FR (1) FR2315805A1 (US06534493-20030318-C00184.png)
GB (1) GB1557010A (US06534493-20030318-C00184.png)
NL (1) NL169662C (US06534493-20030318-C00184.png)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4129790A (en) * 1977-12-21 1978-12-12 International Business Machines Corporation High density integrated logic circuit
US4415817A (en) * 1981-10-08 1983-11-15 Signetics Corporation Bipolar logic gate including circuitry to prevent turn-off and deep saturation of pull-down transistor

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3962590A (en) * 1974-08-14 1976-06-08 Bell Telephone Laboratories, Incorporated TTL compatible logic gate circuit

Also Published As

Publication number Publication date
FR2315805A1 (fr) 1977-01-21
DE2628210C3 (de) 1979-08-09
DE2628210B2 (de) 1978-12-07
DE2628210A1 (de) 1976-12-30
US4107547A (en) 1978-08-15
GB1557010A (en) 1979-12-05
NL7606688A (nl) 1976-12-27
CA1069591A (en) 1980-01-08
NL169662C (nl) 1982-08-02

Similar Documents

Publication Publication Date Title
JPS5421210B2 (US06534493-20030318-C00184.png)
FI761132A (US06534493-20030318-C00184.png)
FR2310764B1 (US06534493-20030318-C00184.png)
FR2330477B1 (US06534493-20030318-C00184.png)
FR2326342B1 (US06534493-20030318-C00184.png)
FR2315805B1 (US06534493-20030318-C00184.png)
JPS5636733Y2 (US06534493-20030318-C00184.png)
JPS5238272U (US06534493-20030318-C00184.png)
FR2297694B1 (US06534493-20030318-C00184.png)
FR2314555B1 (US06534493-20030318-C00184.png)
JPS5190690U (US06534493-20030318-C00184.png)
JPS5199296U (US06534493-20030318-C00184.png)
JPS5196008U (US06534493-20030318-C00184.png)
JPS5187512U (US06534493-20030318-C00184.png)
JPS5151840U (US06534493-20030318-C00184.png)
DD120387A1 (US06534493-20030318-C00184.png)
CH602363A5 (US06534493-20030318-C00184.png)
BG23448A1 (US06534493-20030318-C00184.png)
BG23454A1 (US06534493-20030318-C00184.png)
CH1422975A4 (US06534493-20030318-C00184.png)
CH580780A5 (US06534493-20030318-C00184.png)
CH582759A5 (US06534493-20030318-C00184.png)
BG22247A1 (US06534493-20030318-C00184.png)
BG22202A1 (US06534493-20030318-C00184.png)
CH596903A5 (US06534493-20030318-C00184.png)

Legal Events

Date Code Title Description
ST Notification of lapse