FR2287067B1 - - Google Patents

Info

Publication number
FR2287067B1
FR2287067B1 FR7433602A FR7433602A FR2287067B1 FR 2287067 B1 FR2287067 B1 FR 2287067B1 FR 7433602 A FR7433602 A FR 7433602A FR 7433602 A FR7433602 A FR 7433602A FR 2287067 B1 FR2287067 B1 FR 2287067B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7433602A
Other versions
FR2287067A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull SAS
Original Assignee
Societe Industrielle Honeywell Bull
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to FR111566D priority Critical patent/FR111566A/fr
Application filed by Societe Industrielle Honeywell Bull filed Critical Societe Industrielle Honeywell Bull
Priority to FR7433602A priority patent/FR2287067A1/fr
Priority to JP50119033A priority patent/JPS5191634A/ja
Publication of FR2287067A1 publication Critical patent/FR2287067A1/fr
Application granted granted Critical
Publication of FR2287067B1 publication Critical patent/FR2287067B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G06F12/0859—Overlapped cache accessing, e.g. pipeline with reload from main memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
FR7433602A 1974-10-04 1974-10-04 Dispositif de tamponnage d'informations entre un processeur et sa memoire principale Granted FR2287067A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR111566D FR111566A (fr) 1974-10-04
FR7433602A FR2287067A1 (fr) 1974-10-04 1974-10-04 Dispositif de tamponnage d'informations entre un processeur et sa memoire principale
JP50119033A JPS5191634A (fr) 1974-10-04 1975-10-03

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7433602A FR2287067A1 (fr) 1974-10-04 1974-10-04 Dispositif de tamponnage d'informations entre un processeur et sa memoire principale

Publications (2)

Publication Number Publication Date
FR2287067A1 FR2287067A1 (fr) 1976-04-30
FR2287067B1 true FR2287067B1 (fr) 1977-11-04

Family

ID=9143790

Family Applications (2)

Application Number Title Priority Date Filing Date
FR111566D Active FR111566A (fr) 1974-10-04
FR7433602A Granted FR2287067A1 (fr) 1974-10-04 1974-10-04 Dispositif de tamponnage d'informations entre un processeur et sa memoire principale

Family Applications Before (1)

Application Number Title Priority Date Filing Date
FR111566D Active FR111566A (fr) 1974-10-04

Country Status (2)

Country Link
JP (1) JPS5191634A (fr)
FR (2) FR2287067A1 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU521383B2 (en) * 1977-12-16 1982-04-01 Honeywell Information Systems Incorp. Cache memory command circuit
US4309754A (en) * 1979-07-30 1982-01-05 International Business Machines Corp. Data interface mechanism for interfacing bit-parallel data buses of different bit width
US4467414A (en) * 1980-08-22 1984-08-21 Nippon Electric Co., Ltd. Cashe memory arrangement comprising a cashe buffer in combination with a pair of cache memories
JPH0644245B2 (ja) * 1983-12-29 1994-06-08 富士通株式会社 ストアバッファ装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2261586C3 (de) * 1972-12-15 1979-08-09 Siemens Ag, 1000 Berlin Und 8000 Muenchen Speichereinrichtung

Also Published As

Publication number Publication date
FR111566A (fr)
FR2287067A1 (fr) 1976-04-30
JPS5191634A (fr) 1976-08-11

Similar Documents

Publication Publication Date Title
FR2280749B1 (fr)
FR2275023B1 (fr)
AU480152B2 (fr)
AU495841B2 (fr)
FR2378757B1 (fr)
FR2287067B1 (fr)
AU8191875A (fr)
CS166091B1 (fr)
HU169936B (fr)
FI145374A (fr)
BG20666A2 (fr)
BG20146A1 (fr)
BG21080A1 (fr)
BG21122A1 (fr)
BG20985A1 (fr)
BG21769A1 (fr)
BG20861A1 (fr)
BG20837A1 (fr)
BG20732A1 (fr)
BG21143A1 (fr)
BG20711A1 (fr)
BG21250A1 (fr)
BG20667A1 (fr)
BE829575A (fr)
DD114112A1 (fr)

Legal Events

Date Code Title Description
ST Notification of lapse