FR2227571A1 - Centralised clock system for large buildings - has digital information transmitted between master clock and slave clocks - Google Patents
Centralised clock system for large buildings - has digital information transmitted between master clock and slave clocksInfo
- Publication number
- FR2227571A1 FR2227571A1 FR7315445A FR7315445A FR2227571A1 FR 2227571 A1 FR2227571 A1 FR 2227571A1 FR 7315445 A FR7315445 A FR 7315445A FR 7315445 A FR7315445 A FR 7315445A FR 2227571 A1 FR2227571 A1 FR 2227571A1
- Authority
- FR
- France
- Prior art keywords
- clock
- master clock
- pulse train
- centralised
- information transmitted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G04—HOROLOGY
- G04G—ELECTRONIC TIME-PIECES
- G04G9/00—Visual time or date indication means
- G04G9/0005—Transmission of control signals
- G04G9/0011—Transmission of control signals using coded signals
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The information is transmitted between the digital master clock and each slave clock as a binary decimal code. The master clock (1, 2, 3, 4, 5) is associated with a pulse generator, (6) operating to periodically send a high frequency pulse train down the two wire line (7) connected to each slave clock (9, 8). The number of pulses in the pulse train correspond precisely to code of the master clock at that instance, with each slave clock having means for generating a code for control of the slave clock from the pulse train. Pref. a counter responds to the pulses sent down the line and the count is compared at each instant with a parity table, with the pulses blocked if parity between the pulse train and the table is not obtained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7315445A FR2227571A1 (en) | 1973-04-27 | 1973-04-27 | Centralised clock system for large buildings - has digital information transmitted between master clock and slave clocks |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7315445A FR2227571A1 (en) | 1973-04-27 | 1973-04-27 | Centralised clock system for large buildings - has digital information transmitted between master clock and slave clocks |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2227571A1 true FR2227571A1 (en) | 1974-11-22 |
FR2227571B1 FR2227571B1 (en) | 1976-05-07 |
Family
ID=9118607
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7315445A Granted FR2227571A1 (en) | 1973-04-27 | 1973-04-27 | Centralised clock system for large buildings - has digital information transmitted between master clock and slave clocks |
Country Status (1)
Country | Link |
---|---|
FR (1) | FR2227571A1 (en) |
-
1973
- 1973-04-27 FR FR7315445A patent/FR2227571A1/en active Granted
Also Published As
Publication number | Publication date |
---|---|
FR2227571B1 (en) | 1976-05-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SE7413980L (en) | ||
GB891918A (en) | Multiplex pulse code modulation system | |
ES429332A1 (en) | Remote control system for electric apparatus | |
CA993056A (en) | Pulse transforming circuit arrangements using a clock pulse responsive delayed inverter means | |
HK2781A (en) | An alarm clock for providing a wake-up alarm signal | |
DE3374255D1 (en) | Synchronous clock producing circuit for a digital signal multiplex apparatus | |
AU1059576A (en) | Producing a baud timing signal | |
ZA746477B (en) | Circuit arrangement for producing consecutive current impulses | |
FR2227571A1 (en) | Centralised clock system for large buildings - has digital information transmitted between master clock and slave clocks | |
GB1082975A (en) | Apparatus for frequency and phase comparison of two periodic signals | |
FR2331204A1 (en) | Pulse frequency multiplier for controlling supply circuit - has clock signals counted between input pulses and held in buffer memory | |
SU543178A1 (en) | Device for receiving discrete signals | |
GB1380932A (en) | Function generators | |
SU459795A1 (en) | Frame sync device | |
JPS5413708A (en) | Code conversion system | |
JPS52142403A (en) | Signal synchronous system | |
SE312090B (en) | ||
JPS5285858A (en) | Watch with calculator | |
AU8562475A (en) | Untuned waveform synthesis transmitter | |
JPS52113254A (en) | Digital clock for time signal | |
JPS5317002A (en) | Time division multiplex communication system | |
JPS53139968A (en) | A-d convertor | |
JPS5219060A (en) | Pulse counter | |
GB951407A (en) | Improvements in radio transmitters more particularly for multiplex pulse signals | |
FR1605458A (en) | Circuitry for setting data receivers - provides continuous transmission of enciphered data transmitted in binary coded form |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |