FR2206013A5 - - Google Patents

Info

Publication number
FR2206013A5
FR2206013A5 FR7339702A FR7339702A FR2206013A5 FR 2206013 A5 FR2206013 A5 FR 2206013A5 FR 7339702 A FR7339702 A FR 7339702A FR 7339702 A FR7339702 A FR 7339702A FR 2206013 A5 FR2206013 A5 FR 2206013A5
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7339702A
Other languages
French (fr)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sperry Corp
Original Assignee
Sperry Rand Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sperry Rand Corp filed Critical Sperry Rand Corp
Application granted granted Critical
Publication of FR2206013A5 publication Critical patent/FR2206013A5/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/461—Saving or restoring of program or task context
    • G06F9/463—Program control block organisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615—Address space extension
    • G06F12/0623—Address space extension for memory modules

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Executing Machine-Instructions (AREA)
  • Storage Device Security (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
FR7339702A 1972-11-08 1973-11-08 Expired FR2206013A5 (US20020095090A1-20020718-M00002.png)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US00304696A US3815101A (en) 1972-11-08 1972-11-08 Processor state and storage limits register auto-switch

Publications (1)

Publication Number Publication Date
FR2206013A5 true FR2206013A5 (US20020095090A1-20020718-M00002.png) 1974-05-31

Family

ID=23177593

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7339702A Expired FR2206013A5 (US20020095090A1-20020718-M00002.png) 1972-11-08 1973-11-08

Country Status (9)

Country Link
US (1) US3815101A (US20020095090A1-20020718-M00002.png)
JP (1) JPS5642012B2 (US20020095090A1-20020718-M00002.png)
CA (1) CA1006272A (US20020095090A1-20020718-M00002.png)
CH (1) CH584428A5 (US20020095090A1-20020718-M00002.png)
FR (1) FR2206013A5 (US20020095090A1-20020718-M00002.png)
GB (1) GB1454402A (US20020095090A1-20020718-M00002.png)
IT (1) IT999291B (US20020095090A1-20020718-M00002.png)
NL (1) NL7315346A (US20020095090A1-20020718-M00002.png)
SE (1) SE402168B (US20020095090A1-20020718-M00002.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2431732A1 (fr) * 1978-07-19 1980-02-15 Materiel Telephonique Dispositif de conversion d'adresse virtuelle en adresse reelle

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4017839A (en) * 1975-06-30 1977-04-12 Honeywell Information Systems, Inc. Input/output multiplexer security system
US4409655A (en) * 1980-04-25 1983-10-11 Data General Corporation Hierarchial memory ring protection system using comparisons of requested and previously accessed addresses
EP0040703B1 (en) * 1980-05-23 1986-07-16 International Business Machines Corporation Enhancements in system/370 type of data processing apparatus
JPS5987566A (ja) * 1982-11-12 1984-05-21 Hitachi Ltd メモリアクセス検出方式
US4545016A (en) * 1983-01-07 1985-10-01 Tandy Corporation Memory management system
JPS6290728A (ja) * 1985-06-27 1987-04-25 Nec Corp 割込処理方法
US5485585A (en) * 1992-09-18 1996-01-16 International Business Machines Corporation Personal computer with alternate system controller and register for identifying active system controller
US5611065A (en) * 1994-09-14 1997-03-11 Unisys Corporation Address prediction for relative-to-absolute addressing
JP2820048B2 (ja) * 1995-01-18 1998-11-05 日本電気株式会社 画像処理システムとその記憶装置およびそのアクセス方法
FR2766597B1 (fr) * 1997-07-23 2004-01-09 Inside Technologies Microprocesseur comportant un chemin d'adresses securise
FR2766596B1 (fr) * 1997-07-23 2004-01-09 Inside Technologies Unite de gestion memoire
US6108761A (en) * 1998-02-20 2000-08-22 Unisys Corporation Method of and apparatus for saving time performing certain transfer instructions
US6279126B1 (en) * 1998-10-30 2001-08-21 Hewlett-Packard Company Method for verifying that a processor is executing instructions in a proper endian mode when the endian mode is changed dynamically
US7616218B1 (en) * 2005-12-05 2009-11-10 Nvidia Corporation Apparatus, system, and method for clipping graphics primitives
US8601223B1 (en) 2006-09-19 2013-12-03 Nvidia Corporation Techniques for servicing fetch requests utilizing coalesing page table entries
US8543792B1 (en) 2006-09-19 2013-09-24 Nvidia Corporation Memory access techniques including coalesing page table entries
US8352709B1 (en) 2006-09-19 2013-01-08 Nvidia Corporation Direct memory access techniques that include caching segmentation data
US8347064B1 (en) 2006-09-19 2013-01-01 Nvidia Corporation Memory access techniques in an aperture mapped memory space
US8700883B1 (en) * 2006-10-24 2014-04-15 Nvidia Corporation Memory access techniques providing for override of a page table
US8707011B1 (en) 2006-10-24 2014-04-22 Nvidia Corporation Memory access techniques utilizing a set-associative translation lookaside buffer
US8607008B1 (en) 2006-11-01 2013-12-10 Nvidia Corporation System and method for independent invalidation on a per engine basis
US8347065B1 (en) * 2006-11-01 2013-01-01 Glasco David B System and method for concurrently managing memory access requests
US8533425B1 (en) 2006-11-01 2013-09-10 Nvidia Corporation Age based miss replay system and method
US8706975B1 (en) 2006-11-01 2014-04-22 Nvidia Corporation Memory access management block bind system and method
US8504794B1 (en) 2006-11-01 2013-08-06 Nvidia Corporation Override system and method for memory access management
US8700865B1 (en) 2006-11-02 2014-04-15 Nvidia Corporation Compressed data access system and method
US10146545B2 (en) 2012-03-13 2018-12-04 Nvidia Corporation Translation address cache for a microprocessor
US9880846B2 (en) 2012-04-11 2018-01-30 Nvidia Corporation Improving hit rate of code translation redirection table with replacement strategy based on usage history table of evicted entries
US10241810B2 (en) 2012-05-18 2019-03-26 Nvidia Corporation Instruction-optimizing processor with branch-count table in hardware
US20140189310A1 (en) 2012-12-27 2014-07-03 Nvidia Corporation Fault detection in instruction translations
US10108424B2 (en) 2013-03-14 2018-10-23 Nvidia Corporation Profiling code portions to generate translations
US10671391B2 (en) * 2014-02-25 2020-06-02 MIPS Tech, LLC Modeless instruction execution with 64/32-bit addressing

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3389380A (en) * 1965-10-05 1968-06-18 Sperry Rand Corp Signal responsive apparatus
DE1549531A1 (de) * 1966-08-16 1971-04-01 Scient Data Systems Inc Digitale Rechenanlage
US3461433A (en) * 1967-01-27 1969-08-12 Sperry Rand Corp Relative addressing system for memories
NL6806735A (US20020095090A1-20020718-M00002.png) * 1968-05-11 1969-11-13
US3644900A (en) * 1968-11-30 1972-02-22 Tokyo Shibaura Electric Co Data-processing device
US3573855A (en) * 1968-12-31 1971-04-06 Texas Instruments Inc Computer memory protection
BE758027R (fr) * 1970-02-16 1971-04-26 Burroughs Corp Circuit de manipulation d'adresses pour un calculateur
JPS4930578B1 (US20020095090A1-20020718-M00002.png) * 1970-09-30 1974-08-14
US3731283A (en) * 1971-04-13 1973-05-01 L Carlson Digital computer incorporating base relative addressing of instructions
US3737860A (en) * 1972-04-13 1973-06-05 Honeywell Inf Systems Memory bank addressing

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2431732A1 (fr) * 1978-07-19 1980-02-15 Materiel Telephonique Dispositif de conversion d'adresse virtuelle en adresse reelle

Also Published As

Publication number Publication date
CA1006272A (en) 1977-03-01
NL7315346A (US20020095090A1-20020718-M00002.png) 1974-05-10
GB1454402A (en) 1976-11-03
US3815101A (en) 1974-06-04
CH584428A5 (US20020095090A1-20020718-M00002.png) 1977-01-31
AU6111673A (en) 1975-04-10
JPS4996651A (US20020095090A1-20020718-M00002.png) 1974-09-12
IT999291B (it) 1976-02-20
SE402168B (sv) 1978-06-19
JPS5642012B2 (US20020095090A1-20020718-M00002.png) 1981-10-01
DE2354431A1 (de) 1974-09-19
DE2354431B2 (de) 1977-01-27

Similar Documents

Publication Publication Date Title
JPS48104197A (US20020095090A1-20020718-M00002.png)
BR7310191D0 (US20020095090A1-20020718-M00002.png)
JPS48109270U (US20020095090A1-20020718-M00002.png)
JPS48109848U (US20020095090A1-20020718-M00002.png)
CH569920A5 (US20020095090A1-20020718-M00002.png)
BG17911A1 (US20020095090A1-20020718-M00002.png)
BG18674A1 (US20020095090A1-20020718-M00002.png)
BG19349A1 (US20020095090A1-20020718-M00002.png)
BG19658A1 (US20020095090A1-20020718-M00002.png)
BG19955A1 (US20020095090A1-20020718-M00002.png)
BG20008A1 (US20020095090A1-20020718-M00002.png)
BG20480A1 (US20020095090A1-20020718-M00002.png)
BG20645A1 (US20020095090A1-20020718-M00002.png)
CH1348472A4 (US20020095090A1-20020718-M00002.png)
CH249173A4 (US20020095090A1-20020718-M00002.png)
CH441173A4 (US20020095090A1-20020718-M00002.png)
CH559489A5 (US20020095090A1-20020718-M00002.png)
CH559550A5 (US20020095090A1-20020718-M00002.png)
CH560410A (US20020095090A1-20020718-M00002.png)
CH560870A5 (US20020095090A1-20020718-M00002.png)
CH561670A5 (US20020095090A1-20020718-M00002.png)
CH562334A5 (US20020095090A1-20020718-M00002.png)
CH565246A5 (US20020095090A1-20020718-M00002.png)
CH565301A5 (US20020095090A1-20020718-M00002.png)
CH567900A5 (US20020095090A1-20020718-M00002.png)

Legal Events

Date Code Title Description
ST Notification of lapse