FI951471A0 - Oskillaattorin keskitaajuuden viritysmenetelmä - Google Patents

Oskillaattorin keskitaajuuden viritysmenetelmä

Info

Publication number
FI951471A0
FI951471A0 FI951471A FI951471A FI951471A0 FI 951471 A0 FI951471 A0 FI 951471A0 FI 951471 A FI951471 A FI 951471A FI 951471 A FI951471 A FI 951471A FI 951471 A0 FI951471 A0 FI 951471A0
Authority
FI
Finland
Prior art keywords
tuning
oscillator
average frequency
average
frequency
Prior art date
Application number
FI951471A
Other languages
English (en)
Swedish (sv)
Other versions
FI951471A (fi
FI98577C (fi
FI98577B (fi
Inventor
Osmo Kukkonen
Original Assignee
Nokia Mobile Phones Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Mobile Phones Ltd filed Critical Nokia Mobile Phones Ltd
Priority to FI951471A priority Critical patent/FI98577C/fi
Publication of FI951471A0 publication Critical patent/FI951471A0/fi
Priority to EP96302108A priority patent/EP0735693A1/en
Publication of FI951471A publication Critical patent/FI951471A/fi
Application granted granted Critical
Publication of FI98577B publication Critical patent/FI98577B/fi
Publication of FI98577C publication Critical patent/FI98577C/fi

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/187Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
    • H03L7/189Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop comprising a D/A converter for generating a coarse tuning voltage
FI951471A 1995-03-28 1995-03-28 Oskillaattorin keskitaajuuden viritysmenetelmä FI98577C (fi)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FI951471A FI98577C (fi) 1995-03-28 1995-03-28 Oskillaattorin keskitaajuuden viritysmenetelmä
EP96302108A EP0735693A1 (en) 1995-03-28 1996-03-27 A voltage controlled oscillator circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI951471A FI98577C (fi) 1995-03-28 1995-03-28 Oskillaattorin keskitaajuuden viritysmenetelmä
FI951471 1995-03-28

Publications (4)

Publication Number Publication Date
FI951471A0 true FI951471A0 (fi) 1995-03-28
FI951471A FI951471A (fi) 1996-09-29
FI98577B FI98577B (fi) 1997-03-27
FI98577C FI98577C (fi) 1997-07-10

Family

ID=8543139

Family Applications (1)

Application Number Title Priority Date Filing Date
FI951471A FI98577C (fi) 1995-03-28 1995-03-28 Oskillaattorin keskitaajuuden viritysmenetelmä

Country Status (2)

Country Link
EP (1) EP0735693A1 (fi)
FI (1) FI98577C (fi)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2330258B (en) * 1997-10-07 2001-06-20 Nec Technologies Phase locked loop circuit
FI106757B (fi) * 1999-03-15 2001-03-30 Nokia Networks Oy Menetelmä ja järjestely ohjaussignaalin muodostamiseksi
DE10106941C2 (de) 2001-02-15 2003-05-08 Texas Instruments Deutschland Phasen- und Frequenznachlaufsynchronisationsschaltungen
US7546097B2 (en) 2002-03-06 2009-06-09 Qualcomm Incorporated Calibration techniques for frequency synthesizers
US7116183B2 (en) 2004-02-05 2006-10-03 Qualcomm Incorporated Temperature compensated voltage controlled oscillator
DE102004014204B4 (de) * 2004-03-23 2006-11-09 Infineon Technologies Ag Phasenregelkreis und Verfahren zur Phasenkorrektur eines frequenzsteuerbaren Oszillators
WO2010056118A1 (en) * 2008-11-12 2010-05-20 Anagear B.V. Power supply management controller integrated circuit, power management circuit for electrically powered systems, and method of managing power to such systems
FR2946488B1 (fr) * 2009-06-03 2012-05-04 St Ericsson Sa Correction de decalage de frequence
US9906230B2 (en) * 2016-04-14 2018-02-27 Huawei Technologies Co., Ltd. PLL system and method of operating same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4847569A (en) * 1987-02-20 1989-07-11 Wavetek Corporation Automatic calibration system for a voltage control oscillator
US4980652A (en) * 1988-09-02 1990-12-25 Nippon Telegraph And Telephone Corporation Frequency synthesizer having compensation for nonlinearities
KR910019345A (ko) * 1990-04-06 1991-11-30 정용문 디스플레이장치의 자기주파수 자동동기 제어회로
IL96351A (en) * 1990-11-14 1994-01-25 Zuta Marc Frequency synthesizer having microcomputer supplying analog and digital control signals to vco

Also Published As

Publication number Publication date
FI951471A (fi) 1996-09-29
FI98577C (fi) 1997-07-10
FI98577B (fi) 1997-03-27
EP0735693A1 (en) 1996-10-02

Similar Documents

Publication Publication Date Title
DE69709266D1 (de) Frequenzsteuerbarer Oszillator
FI956351A0 (fi) Viritettävä resonaattori mikroaalto-oskillaattoreita ja suodattimia varten
BR9610115A (pt) Processo e aparelho para controlar faixa de sintonização de oscilador com voltagem controlada em um sintetizador de frequência
DE69618524D1 (de) Empfänger und Abstimmschaltung mit einem Frequenzsynthetisierer dafür
DE69431855D1 (de) PLL-Frequenzsynthetisiererschaltung
DE69620526D1 (de) In Resonanzfrequenz variierbarer dielektrischer Resonator
FI951471A0 (fi) Oskillaattorin keskitaajuuden viritysmenetelmä
DE69501752D1 (de) PLL-Frequenzsynthetisierer
DE69611151D1 (de) Auf einem Halbleitersubstrat hergestellter Oszillator stabiler Frequenz
GB2288088B (en) A method of adjusting the variable range of oscillation frequency of a voltage-controlled oscillator
DE69314373D1 (de) Frequenzabstimmung mit Frequenzsynthesierer
DE59504917D1 (de) Frequenzveränderbare oszillatoranordnung
FR2758919B1 (fr) Circuit de modulation de frequence d'un oscillateur a quartz
FI945985A0 (fi) Resonaattorin resonanssitaajuuden sähköinen säätö
BR9602814A (pt) Processo de orientar frequências de ressonância de modos de oscilação interferentes
KR960003317U (ko) 유전체 공진자의 미세조정 발진장치
FI103233B1 (fi) Menetelmä halutun taajuuden omaavan signaalin generoimiseksi ja taajuussyntetisaattori
KR970047660U (ko) 고주파 클럭 발진회로
KR970019825U (ko) 오실레이터단의 유전체 공진기 부착구조
KR970019984U (ko) 전압제어 발진기의 공진회로
KR950007470U (ko) 미세 조정 주파수 발진기
KR960038890U (ko) 광대역 가변발진기의 고주파 성분 제거회로
KR960012389U (ko) 브라운관의 고주파 발진기의 주파수 세팅장치
KR950015815U (ko) 국부발진 주파수 미세조정회로
KR950034490U (ko) 전압 제어 발진기의 발진주파수 조정장치

Legal Events

Date Code Title Description
BB Publication of examined application