FI5706U1 - JTAG-testilaitteisto ja -testausjärjestelmä - Google Patents

JTAG-testilaitteisto ja -testausjärjestelmä

Info

Publication number
FI5706U1
FI5706U1 FI20020469U FIU20020469U FI5706U1 FI 5706 U1 FI5706 U1 FI 5706U1 FI 20020469 U FI20020469 U FI 20020469U FI U20020469 U FIU20020469 U FI U20020469U FI 5706 U1 FI5706 U1 FI 5706U1
Authority
FI
Finland
Prior art keywords
test
device under
data
transmission
asynchronous
Prior art date
Application number
FI20020469U
Other languages
English (en)
Swedish (sv)
Inventor
Ilkka Reis
Mikko Simonen
Original Assignee
Patria New Technologies Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Patria New Technologies Oy filed Critical Patria New Technologies Oy
Priority to FI20020469U priority Critical patent/FI5706U1/fi
Publication of FIU20020469U0 publication Critical patent/FIU20020469U0/fi
Application granted granted Critical
Publication of FI5706U1 publication Critical patent/FI5706U1/fi
Priority to DE60324020T priority patent/DE60324020D1/de
Priority to JP2004600077U priority patent/JP3114958U/ja
Priority to US10/536,024 priority patent/US7536616B2/en
Priority to PT03811403T priority patent/PT1573345E/pt
Priority to EP03811403A priority patent/EP1573345B1/en
Priority to DK03811403T priority patent/DK1573345T3/da
Priority to PCT/FI2003/000893 priority patent/WO2004046741A1/en
Priority to ES03811403T priority patent/ES2314287T3/es
Priority to AT03811403T priority patent/ATE410699T1/de
Priority to AU2003302037A priority patent/AU2003302037A1/en

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555—Control logic
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318572—Input/Output interfaces
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/302—Contactless testing
    • G01R31/3025—Wireless interface with the DUT

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Investigating Or Analysing Biological Materials (AREA)
  • Investigating Or Analyzing Non-Biological Materials By The Use Of Chemical Means (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
  • Measuring Or Testing Involving Enzymes Or Micro-Organisms (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Luminescent Compositions (AREA)
FI20020469U 2002-11-21 2002-11-21 JTAG-testilaitteisto ja -testausjärjestelmä FI5706U1 (fi)

Priority Applications (11)

Application Number Priority Date Filing Date Title
FI20020469U FI5706U1 (fi) 2002-11-21 2002-11-21 JTAG-testilaitteisto ja -testausjärjestelmä
AU2003302037A AU2003302037A1 (en) 2002-11-21 2003-11-20 Jtag testing arrangement
AT03811403T ATE410699T1 (de) 2002-11-21 2003-11-20 Jtag-testanordnung
JP2004600077U JP3114958U (ja) 2002-11-21 2003-11-20 Ｊｔａｇテスト装置およびシステム
DE60324020T DE60324020D1 (de) 2002-11-21 2003-11-20 Jtag-testanordnung
US10/536,024 US7536616B2 (en) 2002-11-21 2003-11-20 JTAG testing arrangement
PT03811403T PT1573345E (pt) 2002-11-21 2003-11-20 Arranjo de ensaio jtag
EP03811403A EP1573345B1 (en) 2002-11-21 2003-11-20 Jtag testing arrangement
DK03811403T DK1573345T3 (da) 2002-11-21 2003-11-20 JTAG afprövningsarrangement
PCT/FI2003/000893 WO2004046741A1 (en) 2002-11-21 2003-11-20 Jtag testing arrangement
ES03811403T ES2314287T3 (es) 2002-11-21 2003-11-20 Disposicion para comprobacion jtag.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FI20020469U FI5706U1 (fi) 2002-11-21 2002-11-21 JTAG-testilaitteisto ja -testausjärjestelmä

Publications (2)

Publication Number Publication Date
FIU20020469U0 FIU20020469U0 (fi) 2002-11-21
FI5706U1 true FI5706U1 (fi) 2003-02-26

Family

ID=8563515

Family Applications (1)

Application Number Title Priority Date Filing Date
FI20020469U FI5706U1 (fi) 2002-11-21 2002-11-21 JTAG-testilaitteisto ja -testausjärjestelmä

Country Status (11)

Country Link
US (1) US7536616B2 (fi)
EP (1) EP1573345B1 (fi)
JP (1) JP3114958U (fi)
AT (1) ATE410699T1 (fi)
AU (1) AU2003302037A1 (fi)
DE (1) DE60324020D1 (fi)
DK (1) DK1573345T3 (fi)
ES (1) ES2314287T3 (fi)
FI (1) FI5706U1 (fi)
PT (1) PT1573345E (fi)
WO (1) WO2004046741A1 (fi)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8373429B2 (en) 2006-03-07 2013-02-12 Steven Slupsky Method and apparatus for interrogating an electronic component
WO2007101345A1 (en) * 2006-03-07 2007-09-13 Scanimetrics Inc. Method and apparatus for interrogating an electronic component
CN100507588C (zh) * 2006-06-09 2009-07-01 华为技术有限公司 一种JTAG Bridge的接口时序设计方法及其实现装置
US7804724B2 (en) * 2007-05-02 2010-09-28 Alcatel Lucent Method and apparatus for boundary scan programming of memory devices
CA2623257A1 (en) 2008-02-29 2009-08-29 Scanimetrics Inc. Method and apparatus for interrogating an electronic component
JP6278300B2 (ja) * 2012-10-19 2018-02-14 株式会社ローラン リモート操作システム、無線通信ユニット、及びリモートデバッグシステム
US10404609B2 (en) * 2017-12-14 2019-09-03 Litepoint Corporation Method for delaying signal transmissions from a device under test (DUT) by transmitting congestive communication channel signals
DE102021122253B3 (de) 2021-08-27 2023-02-16 Göpel electronic GmbH Instrument zur autarken ausführung von prüfsequenzen nach jtag-standard

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5983017A (en) 1996-11-12 1999-11-09 Lsi Logic Corporation Virtual monitor debugging method and apparatus
HUP0301274A2 (en) 1998-09-30 2003-08-28 Cadence Design Systems Block based design methodology
US6418545B1 (en) * 1999-06-04 2002-07-09 Koninklijke Philips Electronics N.V. System and method to reduce scan test pins on an integrated circuit
US6725391B2 (en) * 2000-03-02 2004-04-20 Texas Instruments Incorporated Clock modes for a debug port with on the fly clock switching
US6928403B2 (en) * 2000-03-02 2005-08-09 Texas Instruments Incorporated Automatic detection of connectivity between an emulator and a target device
EP1272934B1 (en) * 2000-04-11 2003-10-01 Analog Devices, Inc. Non-intrusive application code profiling method and apparatus
FI113590B (fi) 2000-09-13 2004-05-14 Nokia Corp Menetelmä suunnattujen antennikeilojen muodostamiseksi ja menetelmän toteuttava radiolähetin
FI110724B (fi) * 2000-09-14 2003-03-14 Patria New Technologies Oy JTAG-testausjärjestely
US6735514B2 (en) * 2000-10-16 2004-05-11 Stmicroelectronics S.R.L. Control device for a vehicle engine
US6691270B2 (en) * 2000-12-22 2004-02-10 Arm Limited Integrated circuit and method of operation of such a circuit employing serial test scan chains
US6996158B2 (en) * 2001-02-22 2006-02-07 Freescale Semiconductors, Inc. Signal detection using a CDMA receiver
FI121936B (fi) 2002-03-14 2011-06-15 Metso Paper Inc Jauhemaisten partikkelien siirto
US7149927B2 (en) * 2002-04-19 2006-12-12 Hewlett-Packard Development Company, L.P. Use of SMBus to provide JTAG support
US7017081B2 (en) * 2002-09-27 2006-03-21 Lucent Technologies Inc. Methods and systems for remotely controlling a test access port of a target device
US7444546B2 (en) * 2003-04-17 2008-10-28 Arm Limited On-board diagnostic circuit for an integrated circuit
WO2005022390A1 (ja) * 2003-08-28 2005-03-10 Renesas Technology Corp. マイクロコンピュータ及びシステムプログラムの開発方法

Also Published As

Publication number Publication date
EP1573345B1 (en) 2008-10-08
DK1573345T3 (da) 2009-01-26
WO2004046741A1 (en) 2004-06-03
WO2004046741A8 (en) 2004-08-05
US7536616B2 (en) 2009-05-19
US20060206280A1 (en) 2006-09-14
ATE410699T1 (de) 2008-10-15
JP3114958U (ja) 2005-11-04
DE60324020D1 (de) 2008-11-20
AU2003302037A1 (en) 2004-06-15
FIU20020469U0 (fi) 2002-11-21
ES2314287T3 (es) 2009-03-16
EP1573345A1 (en) 2005-09-14
PT1573345E (pt) 2008-12-12

Similar Documents

Publication Publication Date Title
EP1489511A3 (en) Hierarchical, Network-Based emulation System
FI20002029A (fi) JTAG-testausjärjestelmä
TW200801552A (en) Ultra low pin count interface for die testing
SE0300126D0 (sv) A multimedia network
GB2419055A (en) Optical and electrical channel feedback in optical transceiver module
EP1902544A4 (en) OPTIMIZED RADIOFREQUENCY IDENTIFICATION TEST / BINARY ERROR RATE OF NEAR FIELD COMMUNICATIONS
MY141683A (en) Enhanced loopback testing of serial devices
WO2008053316A3 (en) Method, apparatus and system for testing user equipment functionality
GB2441278A (en) Wireless diagnostic systems
CN104750588A (zh) 一种基于串口通信的压力测试方法
MY135602A (en) Instrument initiated communication for automatic test equipment
FI5706U1 (fi) JTAG-testilaitteisto ja -testausjärjestelmä
CN107592250A (zh) 基于航空fc总线多速率自适应测试设备
US7272114B1 (en) Physical layer and physical layer diagnostic system with reversed loopback test
US7610422B2 (en) Isolation and transmission of digital signals in intended direction
MY125842A (en) Semiconductor test system with easily changed interface unit
CN101668228B (zh) 接口测试装置及方法
TW200600807A (en) Single chip test method, component and its test system
US8738818B2 (en) Apparatus and method for analyzing bidirectional data exchanged between two electronic devices
ATE375041T1 (de) Techniken zum testen der integrität übertragener signale
CN201114167Y (zh) 动态可重组多路串行接口连接器
MXPA06001064A (es) Metodo automatico de deteccion del protocolo de transmision para un objeto portatil. tal como una tarjeta de microcircuito o un codigo de microcircuito.
KR20030049481A (ko) 저속의 테스트 장비와 인터페이스할 수 있는 반도체 장치및 이를 이용한 테스트 시스템
CN201742421U (zh) 一种电台测试用通信装置
TW200740149A (en) Wireless local area network(WLAN) testing method for non-windows operating system apparatus

Legal Events

Date Code Title Description
PCU New assignee or owner (utility models)

Owner name: JTAG TECHNOLOGIES B.V.

Free format text: JTAG TECHNOLOGIES B.V.

MAU Utility model expired