ES8606966A1 - Un receptor de banda base de cadencia multiple. - Google Patents
Un receptor de banda base de cadencia multiple.Info
- Publication number
- ES8606966A1 ES8606966A1 ES540584A ES540584A ES8606966A1 ES 8606966 A1 ES8606966 A1 ES 8606966A1 ES 540584 A ES540584 A ES 540584A ES 540584 A ES540584 A ES 540584A ES 8606966 A1 ES8606966 A1 ES 8606966A1
- Authority
- ES
- Spain
- Prior art keywords
- data
- constructed
- equalizer
- recover
- common
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/04—Control of transmission; Equalising
- H04B3/14—Control of transmission; Equalising characterised by the equalising network used
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Filters That Use Time-Delay Elements (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Dc Digital Transmission (AREA)
Abstract
RECEPTOR DE BANDA BASE DE CADENCIA MULTIPLE. INCLUYE: ELEMENTOS PARA ACOPLAR LOS DATOS DE ENTRADA A UNO SELECCIONADO DE LOS ELEMENTOS DE ECUALIZADOR; ELEMENTOS DE MULTIPLEXION (10) PARA SELECCIONAR LOS DATOS DEL ELEMENTO ECUALIZADOR (12, 14, 16) QUE TIENEN UNA SALIDA; ELEMENTOS DE CONTROL AUTOMATICO (22), COMUNES A DICHOS ELEMENTOS DE ECUALIZACION, PARA PROPORCIONAR UN AJUSTE DE REALIMENTACION PARA DICHO ELEMENTO ECUALIZADOR; Y ELEMENTOS DIVISORES DE NIVEL (24), COMUNES A DICHOS ELEMENTOS DE ECUALIZACION, PARA RECUPERAR LOS IMPULSOS DE DATOS, POSITIVOS Y NEGATIVOS, DE LOS DATOS RECUPERADOS EN RESPUESTA A LOS UMBRALES DE DECISION. SE UTILIZA PARA DETECTAR LA PRESENCIA Y RECUPERAR LA INFORMACION DE UN MEDIO DE TRANSMISION.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/583,085 US4555788A (en) | 1984-02-23 | 1984-02-23 | Multiple rate baseband receiver |
Publications (2)
Publication Number | Publication Date |
---|---|
ES540584A0 ES540584A0 (es) | 1986-05-16 |
ES8606966A1 true ES8606966A1 (es) | 1986-05-16 |
Family
ID=24331628
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES540584A Expired ES8606966A1 (es) | 1984-02-23 | 1985-02-21 | Un receptor de banda base de cadencia multiple. |
Country Status (2)
Country | Link |
---|---|
US (1) | US4555788A (es) |
ES (1) | ES8606966A1 (es) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6162241A (ja) * | 1984-09-04 | 1986-03-31 | Nec Corp | スイツチトキヤパシタ自動線路等化器 |
US4862480A (en) * | 1987-04-09 | 1989-08-29 | Integrated Network Corporation | Digital data service system |
US4759035A (en) * | 1987-10-01 | 1988-07-19 | Adtran | Digitally controlled, all rate equalizer |
US4821288A (en) * | 1987-12-21 | 1989-04-11 | Cyclotomics, Inc. | Parallel channel equalizer architecture |
US4864162A (en) * | 1988-05-10 | 1989-09-05 | Grumman Aerospace Corporation | Voltage variable FET resistor with chosen resistance-voltage relationship |
US4875023A (en) * | 1988-05-10 | 1989-10-17 | Grumman Aerospace Corporation | Variable attenuator having voltage variable FET resistor with chosen resistance-voltage relationship |
US4964116A (en) * | 1988-11-02 | 1990-10-16 | Ant Nachrichtentechnik Gmbh | DS3 - line interface linear array (lila) |
US5048055A (en) * | 1990-02-26 | 1991-09-10 | International Business Machines Corporation | Multi-data rate selectable equalizer |
US5420884A (en) * | 1991-04-11 | 1995-05-30 | Canon Kabushiki Kaisha | Automatic equalizer |
JP2797153B2 (ja) * | 1991-05-10 | 1998-09-17 | 松下電器産業株式会社 | データ受信装置 |
US5790946A (en) * | 1993-07-15 | 1998-08-04 | Rotzoll; Robert R. | Wake up device for a communications system |
US5828700A (en) * | 1993-08-05 | 1998-10-27 | Micro Linear Corporation | Adaptive equalizer circuit |
US5844941A (en) * | 1995-07-20 | 1998-12-01 | Micro Linear Corporation | Parallel adaptive equalizer circuit |
US20040081146A1 (en) * | 2002-10-23 | 2004-04-29 | Benjamim Tang | Cross-point switch with equalized inputs |
US7173965B2 (en) * | 2003-02-03 | 2007-02-06 | Fujitsu Limited | Equalizing a signal for transmission |
US9444656B2 (en) * | 2011-11-04 | 2016-09-13 | Altera Corporation | Flexible receiver architecture |
US9537681B1 (en) * | 2014-03-31 | 2017-01-03 | Altera Corporation | Multimode equalization circuitry |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2805398A (en) * | 1953-12-31 | 1957-09-03 | Bell Telephone Labor Inc | Automatic distortion correction |
US3624539A (en) * | 1969-12-17 | 1971-11-30 | Bell Telephone Labor Inc | Equalizer having a plurality of main path shaping networks and feedforward and feedback paths |
US3649916A (en) * | 1970-11-18 | 1972-03-14 | Hughes Aircraft Co | Automatic equalizer for communication channels |
US3763359A (en) * | 1972-05-15 | 1973-10-02 | Bell Telephone Labor Inc | Apparatus for equalizing a transmission system |
-
1984
- 1984-02-23 US US06/583,085 patent/US4555788A/en not_active Expired - Fee Related
-
1985
- 1985-02-21 ES ES540584A patent/ES8606966A1/es not_active Expired
Also Published As
Publication number | Publication date |
---|---|
US4555788A (en) | 1985-11-26 |
ES540584A0 (es) | 1986-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8606966A1 (es) | Un receptor de banda base de cadencia multiple. | |
GB1534486A (en) | Noise reduction system for television signals | |
IT1258357B (it) | Sistema di codificazione ponderale di segnali per radio ricevitore digitale. | |
US5216387A (en) | Noise reduction method and apparatus for phase-locked loops | |
IE852450L (en) | Receiving digital data - adaptive rate recovery | |
WO1991016766A1 (en) | Clock recovery circuit without jitter peaking | |
JPH02112793A (ja) | 日付と時刻の補正のための方法ならびに装置 | |
CA2138564A1 (en) | Method and apparatus for supplying synchronization signals serving as clock signals with defined phase relationships | |
ES485498A1 (es) | Perfeccionamientos en aparatos de control automatico de fre-cuencia | |
SE9103833D0 (sv) | Saett och anordning foer att foerskjuta fasen hos en klcksignal, saerskilt foer taktaatervinning vid en digital datasignal | |
CA2155347A1 (en) | Bit synchronizer | |
EP0153107A3 (en) | Clock recovery apparatus and method for a ring-type data communications network | |
US6316927B1 (en) | Voltage output driver and filter | |
DE3585354D1 (de) | Adaptives filtersystem. | |
JPS562761A (en) | Clock reproducing circuit | |
WO2001038893A3 (en) | Mri apparatus with a feed forward loop inserted in the gradient loop | |
EP1618654B1 (en) | A method of controlling a variable gain amplifier and electronic circuit | |
US4747068A (en) | Adaptive filter | |
US5140283A (en) | Time variant analog signal switching apparatus including switching transient avoidance | |
EP0186401A3 (en) | Controllable effective resistance circuits | |
US5990713A (en) | Adjustable phase clock circuit using the same and related methods | |
GB2159674A (en) | A delta modulator/demodulator | |
GB1079918A (en) | Vestigial sideband signal transmission systems | |
EP0317051A3 (en) | Digital first order hold circuit for a waveform synthesizer and method therefor | |
GB1363981A (en) | Transmission systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FD1A | Patent lapsed |
Effective date: 19971001 |