ES400633A1 - Un dispositivo semiconductor. - Google Patents

Un dispositivo semiconductor.

Info

Publication number
ES400633A1
ES400633A1 ES400633A ES400633A ES400633A1 ES 400633 A1 ES400633 A1 ES 400633A1 ES 400633 A ES400633 A ES 400633A ES 400633 A ES400633 A ES 400633A ES 400633 A1 ES400633 A1 ES 400633A1
Authority
ES
Spain
Prior art keywords
metal film
substrate step
promoting metal
shaped riser
film continuity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES400633A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
RCA Corp
Original Assignee
RCA Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by RCA Corp filed Critical RCA Corp
Publication of ES400633A1 publication Critical patent/ES400633A1/es
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
    • H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31604—Deposition from a gas or vapour
    • H01L21/31608—Deposition of SiO2
    • H01L21/31612—Deposition of SiO2 on a silicon body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/02—Contacts, special

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Wire Bonding (AREA)
  • Electrodes Of Semiconductors (AREA)
ES400633A 1971-03-17 1972-03-10 Un dispositivo semiconductor. Expired ES400633A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12530271A 1971-03-17 1971-03-17

Publications (1)

Publication Number Publication Date
ES400633A1 true ES400633A1 (es) 1975-01-16

Family

ID=22419085

Family Applications (1)

Application Number Title Priority Date Filing Date
ES400633A Expired ES400633A1 (es) 1971-03-17 1972-03-10 Un dispositivo semiconductor.

Country Status (13)

Country Link
US (1) US3703667A (es)
JP (1) JPS5116269B1 (es)
BE (1) BE780816A (es)
CA (1) CA972472A (es)
DD (1) DD95433A5 (es)
DE (1) DE2213199A1 (es)
ES (1) ES400633A1 (es)
FR (1) FR2130125A1 (es)
GB (1) GB1366559A (es)
IT (1) IT946134B (es)
NL (1) NL7203496A (es)
SE (1) SE374456B (es)
SU (1) SU456437A3 (es)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57112027A (en) * 1980-12-29 1982-07-12 Fujitsu Ltd Manufacture of semiconductor device
JPH0225042U (es) * 1988-07-29 1990-02-19

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3246173A (en) * 1964-01-29 1966-04-12 Rca Corp Signal translating circuit employing insulated-gate field effect transistors coupledthrough a common semiconductor substrate
US3374406A (en) * 1964-06-01 1968-03-19 Rca Corp Insulated-gate field-effect transistor
US3339128A (en) * 1964-07-31 1967-08-29 Rca Corp Insulated offset gate field effect transistor
US3528168A (en) * 1967-09-26 1970-09-15 Texas Instruments Inc Method of making a semiconductor device
JPS5144492B2 (es) * 1971-09-03 1976-11-29

Also Published As

Publication number Publication date
BE780816A (fr) 1972-09-18
US3703667A (en) 1972-11-21
CA972472A (en) 1975-08-05
NL7203496A (es) 1972-09-19
SE374456B (es) 1975-03-03
SU456437A3 (ru) 1975-01-05
DD95433A5 (es) 1973-02-05
IT946134B (it) 1973-05-21
FR2130125A1 (es) 1972-11-03
DE2213199A1 (de) 1972-09-21
JPS5116269B1 (es) 1976-05-22
GB1366559A (en) 1974-09-11

Similar Documents

Publication Publication Date Title
ES423227A1 (es) Un metodo de realizar una conexion electrica entre un co- nectador y un conductor.
ES374091A1 (es) Metodo para la fabricacion de un dispositivo semiconductor de barrera de potencial.
ES400633A1 (es) Un dispositivo semiconductor.
CA967823A (en) Method of providing an object of silicon steel with a heat-resistant, electrically insulating coating
CA964379A (en) Method of establishing relatively insulation connections between conductor ends and an insulating substrate
JPS53107285A (en) Production of wiring structural body
JPS5240968A (en) Process for production of semiconductor device
GB1143209A (en) Method of manufacturing an electronic component
GB1394693A (en) Electric insulators having semi-conducting glaze
CA964771A (en) Method of preventing dielectric breakdown during d.c. sputter etching
GB1193715A (en) Improvements in and relating to Methods of manufacturing Semiconductor Devices
GB1057888A (en) Contact assemblies
AU403979B2 (en) The deposition of an electroless metal on insulating bases and printed circuits. formed therefrom
AU3508763A (en) The deposition of an electroless metal on insulating bases and printed circuits. formed therefrom
ES279454A1 (es) Procedimiento para la fabricaciën de un fulminante electrico
ES367823A1 (es) Metodo de fabricacion de circuitos impresos.
JPS5593268A (en) Manufacture of semiconductor device
GB1305803A (es)
JPS5721837A (en) Manufacture of plural layer wiring structure on integrated circuit
JPS55151354A (en) Forming method of electrode for semiconductor device
JPS5341186A (en) Manufacture of semiconductor device
JPS5252584A (en) Method of settling insulation layer by sputtering
FR2022060A1 (en) Thick and thin film micro-circuit
FR2045026A5 (en) Thick film circuits
AU454881B2 (en) Method for preventing high-temperature blistering of copper coatings electro-deposited on copper substrates