ES380075A1 - Sistema logico cronometrado dinamicamente. - Google Patents
Sistema logico cronometrado dinamicamente.Info
- Publication number
- ES380075A1 ES380075A1 ES380075A ES380075A ES380075A1 ES 380075 A1 ES380075 A1 ES 380075A1 ES 380075 A ES380075 A ES 380075A ES 380075 A ES380075 A ES 380075A ES 380075 A1 ES380075 A1 ES 380075A1
- Authority
- ES
- Spain
- Prior art keywords
- logic system
- dynamic logic
- capacitor
- disclosed
- charged
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US04/822,520 US4065679A (en) | 1969-05-07 | 1969-05-07 | Dynamic logic system |
Publications (1)
Publication Number | Publication Date |
---|---|
ES380075A1 true ES380075A1 (es) | 1972-08-16 |
Family
ID=25236255
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES380075A Expired ES380075A1 (es) | 1969-05-07 | 1970-05-05 | Sistema logico cronometrado dinamicamente. |
Country Status (11)
Country | Link |
---|---|
US (1) | US4065679A (es) |
BE (1) | BE749886A (es) |
BR (1) | BR7018881D0 (es) |
CA (1) | CA998444A (es) |
CH (1) | CH542550A (es) |
DE (1) | DE2022255A1 (es) |
ES (1) | ES380075A1 (es) |
FR (1) | FR2047375A5 (es) |
GB (1) | GB1310930A (es) |
NL (1) | NL7005483A (es) |
SE (1) | SE358525B (es) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4450369A (en) * | 1981-05-07 | 1984-05-22 | Schuermeyer Fritz L | Dynamic MESFET logic with voltage level shift circuit |
JPS5987695A (ja) * | 1982-11-11 | 1984-05-21 | Toshiba Corp | 半導体記憶装置 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3457435A (en) * | 1965-12-21 | 1969-07-22 | Rca Corp | Complementary field-effect transistor transmission gate |
US3322974A (en) * | 1966-03-14 | 1967-05-30 | Rca Corp | Flip-flop adaptable for counter comprising inverters and inhibitable gates and in cooperation with overlapping clocks for temporarily maintaining complementary outputs at same digital level |
US3582674A (en) * | 1967-08-23 | 1971-06-01 | American Micro Syst | Logic circuit |
US3524077A (en) * | 1968-02-28 | 1970-08-11 | Rca Corp | Translating information with multi-phase clock signals |
US3564300A (en) * | 1968-03-06 | 1971-02-16 | Ibm | Pulse power data storage cell |
US3517210A (en) * | 1968-03-15 | 1970-06-23 | Gen Instrument Corp | Fet dynamic data inverter |
US3502908A (en) * | 1968-09-23 | 1970-03-24 | Shell Oil Co | Transistor inverter circuit |
-
1969
- 1969-05-07 US US04/822,520 patent/US4065679A/en not_active Expired - Lifetime
- 1969-12-05 CA CA069,118A patent/CA998444A/en not_active Expired
-
1970
- 1970-04-16 NL NL7005483A patent/NL7005483A/xx unknown
- 1970-05-04 BE BE749886D patent/BE749886A/xx unknown
- 1970-05-05 SE SE06191/70A patent/SE358525B/xx unknown
- 1970-05-05 ES ES380075A patent/ES380075A1/es not_active Expired
- 1970-05-06 GB GB2177270A patent/GB1310930A/en not_active Expired
- 1970-05-06 DE DE19702022255 patent/DE2022255A1/de active Pending
- 1970-05-06 FR FR7016534A patent/FR2047375A5/fr not_active Expired
- 1970-05-07 BR BR218881/70A patent/BR7018881D0/pt unknown
- 1970-05-08 CH CH691970A patent/CH542550A/fr not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
CH542550A (fr) | 1973-09-30 |
GB1310930A (en) | 1973-03-21 |
CA998444A (en) | 1976-10-12 |
US4065679A (en) | 1977-12-27 |
FR2047375A5 (es) | 1971-03-12 |
BR7018881D0 (pt) | 1973-03-15 |
BE749886A (fr) | 1970-10-16 |
SE358525B (es) | 1973-07-30 |
NL7005483A (es) | 1970-11-10 |
DE2022255A1 (de) | 1970-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA929265A (en) | Nput/output signal point assignment | |
MY7400192A (en) | Signal translating stage | |
ES380075A1 (es) | Sistema logico cronometrado dinamicamente. | |
GB1311215A (en) | Single shot gate | |
CA940208A (en) | Signal classifying circuit | |
BE746806A (fr) | Circuit de transmission de signaux | |
GB1330515A (en) | Connection between integrated circuit devices or the like | |
ES382344A1 (es) | Un dispositivo para responder a senales de entrada recu- rrentes. | |
SU529553A1 (ru) | Устройство дл задержки сигналов на логических элементах | |
MY7300265A (en) | Signal limiter-amplifier circuit arrangements | |
NL176513C (nl) | Logische schakeling waarvan de zwaai van het uitgangssignaal groter is dan die van het ingangssignaal. | |
CA609125A (en) | Electronic signal delay circuits | |
AU428932B2 (en) | Semiconductor signal generating circuit | |
CA715708A (en) | Apparatus for producing an output signal dependent successively on the magnitudes of two input signals | |
JPS51134537A (en) | Refresh check system of dynamic type memory | |
ES437628A1 (es) | Un circuito de senalizacion de dos niveles. | |
AU4966069A (en) | Semiconductor signal generating circuit | |
AU466569B2 (en) | Amplifier for amplifying an input signal derived from a signal source and provided with an amplitude-limiting two-terminal network connected to its output circuit | |
AU418091B2 (en) | Improvements in or relating to arrangements for selecting a component of an input signal applied thereto | |
CA822810A (en) | Signal generating systems | |
CA731766A (en) | Electronic control circuit responsive to signal level | |
AU2996567A (en) | Improvements in or relating to arrangements for selecting a component of an input signal applied thereto | |
IL33912A0 (en) | Signal translating circuit | |
CA640521A (en) | Phase responsive signal generating circuit arrangements | |
AU2831567A (en) | Signal generating circuits |