ES334929A1 - Una disposicion para deteccion de senales binarias. - Google Patents
Una disposicion para deteccion de senales binarias.Info
- Publication number
- ES334929A1 ES334929A1 ES334929A ES334929A ES334929A1 ES 334929 A1 ES334929 A1 ES 334929A1 ES 334929 A ES334929 A ES 334929A ES 334929 A ES334929 A ES 334929A ES 334929 A1 ES334929 A1 ES 334929A1
- Authority
- ES
- Spain
- Prior art keywords
- data
- sawtooth
- pulses
- pulse
- gates
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
- G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Manipulation Of Pulses (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US517024A US3401346A (en) | 1965-12-28 | 1965-12-28 | Binary data detection system employing phase modulation techniques |
Publications (1)
Publication Number | Publication Date |
---|---|
ES334929A1 true ES334929A1 (es) | 1968-03-01 |
Family
ID=24058071
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES334929A Expired ES334929A1 (es) | 1965-12-28 | 1966-12-26 | Una disposicion para deteccion de senales binarias. |
Country Status (10)
Country | Link |
---|---|
US (1) | US3401346A (es) |
JP (1) | JPS4432111B1 (es) |
AT (1) | AT270266B (es) |
BE (1) | BE688077A (es) |
CH (1) | CH444231A (es) |
ES (1) | ES334929A1 (es) |
FR (1) | FR1497324A (es) |
GB (1) | GB1112399A (es) |
NL (1) | NL6618227A (es) |
SE (1) | SE334050B (es) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3506923A (en) * | 1967-01-12 | 1970-04-14 | Ibm | Binary data detection system |
US3613015A (en) * | 1969-11-12 | 1971-10-12 | Sperry Rand Corp | Binary digital data detection system |
US3739288A (en) * | 1970-10-08 | 1973-06-12 | Mohawk Data Sciences Corp | Demodulating circuit employing phase shifting techniques |
FR2136906B1 (es) * | 1971-05-07 | 1975-07-04 | Automatisme Cie Gle | |
US3890558A (en) * | 1973-04-27 | 1975-06-17 | Int Video Corp | Voltage controlled bi-directional stable source apparatus |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3064208A (en) * | 1961-01-05 | 1962-11-13 | Bell Telephone Labor Inc | Variable frequency pulse generator |
US3339088A (en) * | 1964-11-30 | 1967-08-29 | Tektronix Inc | Ramp voltage generator having disabling gate controlled by ramp detector circuit |
-
1965
- 1965-12-28 US US517024A patent/US3401346A/en not_active Expired - Lifetime
-
1966
- 1966-10-11 BE BE688077D patent/BE688077A/xx unknown
- 1966-10-11 FR FR8066A patent/FR1497324A/fr not_active Expired
- 1966-10-28 GB GB48334/66A patent/GB1112399A/en not_active Expired
- 1966-11-19 JP JP7579666A patent/JPS4432111B1/ja active Pending
- 1966-12-19 AT AT1166866A patent/AT270266B/de active
- 1966-12-21 CH CH1838166A patent/CH444231A/de unknown
- 1966-12-22 SE SE17566/66A patent/SE334050B/xx unknown
- 1966-12-26 ES ES334929A patent/ES334929A1/es not_active Expired
- 1966-12-27 NL NL6618227A patent/NL6618227A/xx unknown
Also Published As
Publication number | Publication date |
---|---|
JPS4432111B1 (es) | 1969-12-22 |
BE688077A (es) | 1967-03-16 |
FR1497324A (fr) | 1967-10-06 |
AT270266B (de) | 1969-04-25 |
CH444231A (de) | 1967-09-30 |
DE1499743B2 (de) | 1972-06-22 |
DE1499743A1 (de) | 1970-03-19 |
GB1112399A (en) | 1968-05-01 |
SE334050B (es) | 1971-04-05 |
NL6618227A (es) | 1967-06-29 |
US3401346A (en) | 1968-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1070395A (en) | Versatile phase-locked loop phase detector | |
US3864735A (en) | Read/write system for high density magnetic recording | |
GB1467877A (en) | Demodulation system for digital information | |
US3623041A (en) | Method and apparatus for encoding and decoding digital data | |
GB1259178A (es) | ||
US3794987A (en) | Mfm readout with assymetrical data window | |
US3488662A (en) | Binary magnetic recording with information-determined compensation for crowding effect | |
US4617526A (en) | Sync responsive clock generator for digital demodulators | |
GB1344351A (en) | Digital information detecting apparatus | |
US3996586A (en) | Magnetic tape pulse width to digital convertor | |
US4012697A (en) | Clock signal extraction during playback of a self-clocking digital recording | |
US4564870A (en) | Signal detector of magnetic disk apparatus | |
ES334929A1 (es) | Una disposicion para deteccion de senales binarias. | |
US4157573A (en) | Digital data encoding and reconstruction circuit | |
US4751591A (en) | Digital signal processing system and method | |
GB1149959A (en) | Improvements in or relating to discriminator circuits | |
GB1344509A (en) | Circuit arrangement for processing data | |
GB1203437A (en) | Data recovery system | |
GB1063930A (en) | Pulse signalling system | |
GB1344179A (en) | Error detection systems for use with a moving magnetic storage device | |
GB1165443A (en) | Improvements in or relating to an Apparatus for Generating Timing Pulses in a Binary Data Processing System from the Interpretation of Signals which normally include a Sequence of Pulses spaced apart by the Bit Cell Period | |
US3537082A (en) | Decoder for self-clocking digital magnetic recording | |
US3656149A (en) | Three frequency data separator | |
GB1243755A (en) | Improvements in magnetic recording apparatus | |
GB1449412A (en) | Methods of recording digital data |