ES320796A1 - Un metodo de fabricacion de un sistema electrico. - Google Patents
Un metodo de fabricacion de un sistema electrico.Info
- Publication number
- ES320796A1 ES320796A1 ES0320796A ES320796A ES320796A1 ES 320796 A1 ES320796 A1 ES 320796A1 ES 0320796 A ES0320796 A ES 0320796A ES 320796 A ES320796 A ES 320796A ES 320796 A1 ES320796 A1 ES 320796A1
- Authority
- ES
- Spain
- Prior art keywords
- translation
- manufacturing
- machine
- legally binding
- google translate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8222—Bipolar technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Manufacture Of Motors, Generators (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US42003164A | 1964-12-21 | 1964-12-21 |
Publications (1)
Publication Number | Publication Date |
---|---|
ES320796A1 true ES320796A1 (es) | 1966-05-16 |
Family
ID=23664787
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES0320796A Expired ES320796A1 (es) | 1964-12-21 | 1965-12-16 | Un metodo de fabricacion de un sistema electrico. |
Country Status (10)
Country | Link |
---|---|
JP (1) | JPS5011235B1 (es) |
BE (1) | BE674126A (es) |
CH (1) | CH475652A (es) |
DE (1) | DE1514910A1 (es) |
DK (1) | DK118474B (es) |
ES (1) | ES320796A1 (es) |
FR (1) | FR1460406A (es) |
GB (1) | GB1135059A (es) |
NL (1) | NL6516643A (es) |
SE (2) | SE346420B (es) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1377859A (en) * | 1972-08-03 | 1974-12-18 | Catt I | Digital integrated circuits |
JPS54100349U (es) * | 1977-12-27 | 1979-07-14 | ||
US4703436A (en) * | 1984-02-01 | 1987-10-27 | Inova Microelectronics Corporation | Wafer level integration technique |
-
1965
- 1965-12-16 ES ES0320796A patent/ES320796A1/es not_active Expired
- 1965-12-18 DE DE19651514910 patent/DE1514910A1/de active Pending
- 1965-12-20 DK DK652065A patent/DK118474B/da unknown
- 1965-12-20 FR FR42930A patent/FR1460406A/fr not_active Expired
- 1965-12-20 SE SE943569A patent/SE346420B/xx unknown
- 1965-12-20 SE SE16502/65D patent/SE315338B/xx unknown
- 1965-12-21 JP JP7826365A patent/JPS5011235B1/ja active Pending
- 1965-12-21 NL NL6516643A patent/NL6516643A/xx unknown
- 1965-12-21 CH CH1756865A patent/CH475652A/fr not_active IP Right Cessation
- 1965-12-21 BE BE674126D patent/BE674126A/xx unknown
- 1965-12-21 GB GB5412465A patent/GB1135059A/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
SE315338B (es) | 1969-09-29 |
SE346420B (es) | 1972-07-03 |
DK118474B (da) | 1970-08-24 |
NL6516643A (es) | 1966-06-22 |
GB1135059A (en) | 1968-11-27 |
DE1514910A1 (de) | 1970-11-26 |
BE674126A (es) | 1966-04-15 |
CH475652A (fr) | 1969-07-15 |
FR1460406A (fr) | 1966-11-25 |
JPS5011235B1 (es) | 1975-04-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES454567A1 (es) | Tarjeta portatil para sistema de tratamiento de senales ele-ctricas y procedimiento de fabricacion de esta tarjeta. | |
DK104246C (da) | Fremgangsmåde til fremstilling af trykte kredsløb på et isolerende underlag. | |
ES311572A1 (es) | Un dispositivo combinado de clavija y de bloque para conectadores electricos. | |
ES307912A1 (es) | Un dispositivo de conexion electrica de contactos multiples. | |
DK119668B (da) | Fremgangsmåde til fremstilling af et isolerende legeme med et flertal af ledende gennemføringer. | |
ES320796A1 (es) | Un metodo de fabricacion de un sistema electrico. | |
DK137585B (da) | Fremgangsmåde til fremstilling af isolerende overtræk på elektriske ledere. | |
BE585850A (fr) | Connecteurs de circuits imprimés. | |
ES251062A1 (es) | Un metodo de fabricar un dispositivo semiconductor | |
CH458471A (de) | Mehrpolige Anschlussleiste für gedruckte Schaltungen | |
ES340239A1 (es) | Una disposicion para uso en aparatos electricos de transmi-sion de informacion. | |
DK115125B (da) | Fremgangsmåde til fremstilling af isolerende overtræk på elektriske ledere. | |
ES224367A3 (es) | CIRCUITOS ELECTRoNICOS PREFORMADOS | |
ES61073U (es) | Juguete científico | |
DK111054B (da) | Fremgangsmåde til fremstilling af et elektrisk impedansorgan. | |
FR1407747A (fr) | Indicateur électromagnétique de défaut sur un circuit électrique | |
DK93999C (da) | Fremgangsmåde til fremstilling af et påtrykt elektrisk kredsløb. | |
ES81657U (es) | Dispositivo magnético para mover piezas | |
DK89111C (da) | Fremgangsmåde til fremstilling af elektriske isolationsplader med et elektrisk ledende mønster. | |
ES266615A1 (es) | Un dispositivo de montaje de elementos resistentes electricos sobre nucleos aislantes | |
ES204614A1 (es) | Un procedimiento para limitar los efectos de la fusión en las instalaciones eléctricas a losaparatos en que se produzcan | |
ES263717A2 (es) | Procedimiento de fabricaciën de conexiones para circuitos electrënicos estampados | |
ES209391A3 (es) | Un cohete con una o más conexiones para conductores eléctricos | |
ES421634A1 (es) | Mejoras en un circuito semiconductor integrado. | |
ES307564A1 (es) | Dispositivo de circuito integral y metodo para conectar y soportar los elementos del mismo |