ES2553152B1 - Method for detecting and correcting errors in volatile memories - Google Patents

Method for detecting and correcting errors in volatile memories Download PDF

Info

Publication number
ES2553152B1
ES2553152B1 ES201430854A ES201430854A ES2553152B1 ES 2553152 B1 ES2553152 B1 ES 2553152B1 ES 201430854 A ES201430854 A ES 201430854A ES 201430854 A ES201430854 A ES 201430854A ES 2553152 B1 ES2553152 B1 ES 2553152B1
Authority
ES
Spain
Prior art keywords
detection
calculates
coding
check words
correction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
ES201430854A
Other languages
Spanish (es)
Other versions
ES2553152A1 (en
Inventor
Jorge Pleite Guerra
Andrés JIMÉNEZ OLAZÁBAL
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Universidad Carlos III de Madrid
Original Assignee
Universidad Carlos III de Madrid
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Universidad Carlos III de Madrid filed Critical Universidad Carlos III de Madrid
Priority to ES201430854A priority Critical patent/ES2553152B1/en
Publication of ES2553152A1 publication Critical patent/ES2553152A1/en
Application granted granted Critical
Publication of ES2553152B1 publication Critical patent/ES2553152B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

La invención describe un método para la detección y corrección de múltiples errores en los datos almacenados en la memoria volátil de un sistema electrónico, como los causados por radiación cósmica en sistemas aeroespaciales, basado en una codificación/decodificación piramidal a través de los llamados bits semilla HSB que son soldados o fijados físicamente en la placa del circuito impreso.#La fase de codificación agrupa en bloques los bits de la memoria seleccionados de forma equiespaciada, calcula las palabras de chequeo de detección y corrección para cada bloque, y calcula y fija físicamente los bits semilla HSB.#La fase de decodificación calcula periódicamente en dos funciones duplicadas las palabras de chequeo de detección y corrección de cada bloque, detecta y corrige errores en estas palabras de chequeo a partir de los bits semilla HSB fijados en codificación, y detecta y corrige errores en los datos almacenados en la memoria.The invention describes a method for the detection and correction of multiple errors in the data stored in the volatile memory of an electronic system, such as those caused by cosmic radiation in aerospace systems, based on a pyramid coding / decoding through the so-called seed bits HSBs that are soldered or physically fixed on the printed circuit board. # The coding phase blocks the selected bits of memory equally in blocks, calculates the detection and correction check words for each block, and calculates and physically fixes the HSB seed bits. # The decoding phase periodically calculates in two duplicate functions the detection and correction check words of each block, detects and corrects errors in these check words from the HSB seed bits set in coding, and detects and corrects errors in the data stored in memory.

Description

imagen1image 1

imagen2image2

imagen3image3

imagen4image4

imagen5image5

imagen6image6

imagen7image7

imagen8image8

imagen9image9

imagen10image10

imagen11image11

imagen12image12

imagen13image13

imagen14image14

Claims (1)

imagen1image 1 imagen2image2
ES201430854A 2014-06-03 2014-06-03 Method for detecting and correcting errors in volatile memories Active ES2553152B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
ES201430854A ES2553152B1 (en) 2014-06-03 2014-06-03 Method for detecting and correcting errors in volatile memories

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ES201430854A ES2553152B1 (en) 2014-06-03 2014-06-03 Method for detecting and correcting errors in volatile memories

Publications (2)

Publication Number Publication Date
ES2553152A1 ES2553152A1 (en) 2015-12-04
ES2553152B1 true ES2553152B1 (en) 2016-10-07

Family

ID=54704676

Family Applications (1)

Application Number Title Priority Date Filing Date
ES201430854A Active ES2553152B1 (en) 2014-06-03 2014-06-03 Method for detecting and correcting errors in volatile memories

Country Status (1)

Country Link
ES (1) ES2553152B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111462861B (en) * 2020-03-30 2023-09-26 上海联影医疗科技股份有限公司 Radiation control repair method, device, computer equipment and storage medium

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6085348A (en) * 1990-10-17 2000-07-04 Canon Kabushiki Kaisha Error correction code encoder and decoder
US6604222B1 (en) * 1999-04-30 2003-08-05 Rockwell Collins, Inc. Block code to efficiently correct adjacent data and/or check bit errors
TWI258135B (en) * 2002-01-25 2006-07-11 Sony Corp Information recording device and method, information reproducing device and method, recording medium, and disc recording medium
US7203890B1 (en) * 2004-06-16 2007-04-10 Azul Systems, Inc. Address error detection by merging a polynomial-based CRC code of address bits with two nibbles of data or data ECC bits
US8230316B2 (en) * 2008-01-25 2012-07-24 Nevion Usa, Inc. Forward error correction for burst and random packet loss for real-time multi-media communication
JP5309889B2 (en) * 2008-10-27 2013-10-09 ソニー株式会社 Data processing apparatus and method, and program

Also Published As

Publication number Publication date
ES2553152A1 (en) 2015-12-04

Similar Documents

Publication Publication Date Title
BR112018010196A2 (en) link separation and arrangement error correction in a memory system
EP3341844A4 (en) Memory device on-die error checking and correcting code
CL2017002954A1 (en) Intra-block copy at segment level and other video coding enhancements
CL2017000680A1 (en) Automated planting techniques
GB201712903D0 (en) Circuit card cartridge for an electronic system
ZA201901194B (en) Link error correction in memory system
BR112016002568A2 (en) memory access processing method and apparatus, memory controller, and memory access system.
ATE535865T1 (en) SEMICONDUCTOR MEMORY DEVICE AND CONTROL METHOD THEREOF
ES2982280T3 (en) Fault detection on an integrated circuit board
BR112016007142A2 (en) disaster recovery using nonvolatile memory
WO2014020032A3 (en) High-availability computer system, working method and the use thereof
FR3041806B1 (en) NON-VOLATILE MEMORY DEVICE, FOR EXAMPLE OF THE EEPROM TYPE, HAVING IMPORTANT MEMORY CAPACITY, FOR EXAMPLE 16MBITS
IT201800001633A1 (en) PROCESSING SYSTEM, RELATED INTEGRATED CIRCUIT, DEVICE AND PROCEDURE
IT201700062788A1 (en) PROCESSING SYSTEM, RELATED INTEGRATED CIRCUIT, DEVICE AND PROCEDURE
BR112017018314A2 (en) parity drilling device for encoding fixed length signaling information, and parity drilling method using the same
FR3030831B1 (en) SECURE ELECTRONIC ENTITY, ELECTRONIC APPARATUS AND METHOD FOR VERIFYING THE INTEGRITY OF DATA STORED IN SUCH A SECURE ELECTRONIC ENTITY
FR3026529B1 (en) METHOD FOR MANUFACTURING CHIP CARD AND CHIP CARD OBTAINED THEREBY
BR112015029860A2 (en) tracking mode of a processing device in instruction tracking systems
WO2014182516A3 (en) Methods, systems, and devices for detecting and resolving risks associated with shipped objects
DK3648379T3 (en) Design method and device for quasi-cyclic low density parity check
IT201700050166A1 (en) PROCESSING SYSTEM, RELATED INTEGRATED CIRCUIT, DEVICE AND PROCEDURE
ES2553152B1 (en) Method for detecting and correcting errors in volatile memories
SG11202008183UA (en) Disease abnormal data detection method, device, computing device, and storage medium
EA201590756A1 (en) NETWORK PRINTER SYSTEM
GB201815044D0 (en) Error detection with an integrated circuit chip

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 2553152

Country of ref document: ES

Kind code of ref document: B1

Effective date: 20161007