EP4732698A1 - A flexible electrical insulating fabric with vertical features - Google Patents

A flexible electrical insulating fabric with vertical features

Info

Publication number
EP4732698A1
EP4732698A1 EP24208220.4A EP24208220A EP4732698A1 EP 4732698 A1 EP4732698 A1 EP 4732698A1 EP 24208220 A EP24208220 A EP 24208220A EP 4732698 A1 EP4732698 A1 EP 4732698A1
Authority
EP
European Patent Office
Prior art keywords
features
depressed
vertically raised
electrical
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP24208220.4A
Other languages
German (de)
French (fr)
Inventor
Tzu-Chiang Kao
Yu-Sheng Kao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhong Qiang Yi Technology Co Ltd
Original Assignee
Zhong Qiang Yi Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhong Qiang Yi Technology Co Ltd filed Critical Zhong Qiang Yi Technology Co Ltd
Priority to EP24208220.4A priority Critical patent/EP4732698A1/en
Publication of EP4732698A1 publication Critical patent/EP4732698A1/en
Pending legal-status Critical Current

Links

Classifications

    • AHUMAN NECESSITIES
    • A41WEARING APPAREL
    • A41DOUTERWEAR; PROTECTIVE GARMENTS; ACCESSORIES
    • A41D31/00Materials specially adapted for outerwear
    • A41D31/04Materials specially adapted for outerwear characterised by special function or use
    • A41D31/26Electrically protective, e.g. preventing static electricity or electric shock
    • A41D31/265Electrically protective, e.g. preventing static electricity or electric shock using layered materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Textile Engineering (AREA)
  • Laminated Bodies (AREA)

Abstract

This invention discloses a series of tall vertically raised and deep depressed features (12, 13) on the surface of the fabric (1) that extends the electrical current pathway and hence lower the electrical conductance of the fabric surface and the diminish the risk of electrocution via surface conduction paths.

Description

    BACKGROUND OF THE INVENTION 1. Field of Invention
  • The present invention relates to the reduction of electrical conductance on the surface of a fabric by creating three-dimensional tall vertically raised and deep depressed features to increase the electrical current path length as compared to the length of the surface.
  • 2. Description of Related Art
  • Fabrics used for protective clothing for electrical workers such as coveralls and shoes are made of electrically insulating materials. The degree of electrical insulation is so far solely dependent on the electrical conductivity of the bulk material used for the fabrics. However, electricity can also flow along the surface of the clothing where the electrical conductance tends to be higher than the bulk material. Therefore, electrocution can still occur when the electricity travels along the surface of the fabric and eventually contact the human skin.
  • SUMMARY OF INVENTION
  • This invention discloses a series of tall vertically raised and deep depressed features on the surface of the fabric that extends the electrical current pathway and hence lower the electrical conductance of the fabric surface and the diminish the risk of electrocution via surface conduction paths.
  • BRIEF DESCRIPTION OF DRAWINGS
    • Figure 1 shows the cross-sectional view of the invention with hard surface layer, foam bulk layer, fiber bulk layer, a vertically raised feature and its sidewall, a vertically depressed feature and its sidewall.
    • Figure 2 shows the extension of electrical current pathway with vertically raised and depressed features.
    • Figure 3 shows vertically raised features on vertically raised features and vertically depressed features within vertically depressed features.
    • Figure 4 shows vertically depressed features within vertically raised features and vice versa.
    • Figure 5 shows vertically raised and depressed features with varying taper angles.
    • Figure 6 shows the top view of a set of patterns and their combination can be used to form the vertically raised and depressed features.
    • Figure 7 shows embodiment 1a (top view) and 1b (three-dimensional view) consisting of linear ridge and trench array to lengthen surface electrical pathway.
    • Figure 8 shows embodiment 2a (top view) and 2b (three-dimensional view) consisting of hexagonal array to lengthen surface electrical pathway on the fabric surface.
    • Figure 9 shows embodiment 3 (three-dimensional view) of vertical features consisting of circular depressions.
    • Figure 10 shows embodiment 4 (three-dimensional view) of vertical features consisting of freeform ridges and trenches.
    • Figure 11 shows embodiment 5 (three-dimensional view) of cascading vertical features.
    • Figure 12 shows the stereoscope cross-sectional photograph of the hard surface layer, foam bulk layer, fiber bulk layer, a vertically depressed feature and its sidewall, and the radius of curvature of the edge on the vertically raised feature.
    • Figure 13 shows the stereoscope cross-sectional photograph of a vertically raised feature within another vertically raised feature.
    • Figure 14 shows the stereoscope cross-sectional photograph of a vertically depressed feature within another vertically raised feature.
    • Figure 15 shows the photograph of a preferred embodiment that depicts a base layer with an array of circular depressions, and a cascade of vertical features.
    Detailed Description of Preferred Embodiment
  • As shown in Figure 1, the invention consists a hard, liquid-impermeable surface layer 11, a porous foam bulk layer 14 and a porous fiber bulk layer 15 with vertically raised feature 12 and depressed feature 13. The formation of the vertically raised feature 12 and vertical depressed feature 13 results in the partial compaction of the foam bulk layer 14. The hard surface layer 11 has a surface roughness from 10 nm to 0.1 mm with electrical conductivity of at least 1 × 10-12 S/m. A soft foam bulk layer of air and elastomer matrix and a soft fiber bulk layer of air and elastomer matrix, Both the porous foam bulk layer 14 and porous fiber bulk layer 15 are each with a thickness of at least 0.5 mm and electrical conductivity of at least 1 × 10-12 S/m. Both bulk layers (foam 14 and fiber 15) will have at least 10% elastomer by volume. The air and elastomer matrix consists of at least 10 % elastomer by volume. The elastomer can be, but is not limited to, thermoplastic elastomers, thermoplastic polyurethane, thermoplastic polyester elastomer, ethylene vinyl-acetate, polyester, and polyvinyl chloride.
  • The hard surface layer 11 remains unbroken throughout the entire fabric as it extends over the vertically raised feature 12 and depressed feature 13. This ensures that the electrical current pathways do not bypass the hard surface layer 11 and therefore have to transverse over a longer path via the vertically raised feature 12 and depressed feature 13.
  • It is important to note that although similar vertically raised features 12 may be made via gluing, sewing or heat sealing of additional layers, the hard surface layer 11 is broken at the interface. This does not provide the same level of electrical protection because the electrical pathway 2 can bypass the vertical features by going underneath it. Similarly, vertically depressed features 13 may be made via cutting or removal of material. But the hard surface layer 11 is broken at the interface where the electrical path can access the human skin. Therefore, the use of cutting, gluing, sewing, heat sealing to form the vertically raised feature 12 or depressed feature 13 will negate the electrical protection benefits. The hard surface layer 11 must remain unbroken throughout the surface of the fabric 1.
  • As shown in Figure 2, the electrical pathway 2 length is significantly lengthened by the presence of the vertically raised feature 12 and depressed feature 13. The working principle is as follows: Since the electrical conductance is given by electrical conductivity multiplied by the length of the electrical pathway 2, an increase in the length of the electrical pathway 2 will result in the increase of the electrical conductance. A higher electrical conductance furthermore results in the reduction of electrical current for a given applied electrical voltage. Therefore, improved electrocution protection can be achieved by the increase in the length of electrical pathway 2 and hence the reduction of electrical conductance. In this invention, the length of surface electrical pathway 2 is increased by using tall vertically raised feature 12 and deep depressed feature 13 on the surface of the fabric 1.
  • In this invention, these vertically raised feature 12 and depressed feature 13 can be fabricated either by forming directly onto the fabric 1 via embossing or other equivalent techniques or cast in-situ during the manufacturing of the fabric 1. The tall vertically raised features 12 are at least 0.5 mm in height, spaced at least 0.5 mm apart, formed from the bulk layers. Similarly, the deep vertically depressed features 13 are at least 0.5 mm in depth, spaced at least 0.5 mm apart, formed from the bulk layers. Depending on the height of the vertically raised feature 12 or depth of the vertically depressed feature 13, the radius of curvature 17 can vary from 0.1 to 0.5 mm.
  • As shown in Figure 3, the electrical pathway 2 can be further extended by having a vertically raised feature 12 within another vertically raised feature 12. Similar, the electrical pathway 2 can also be further extended by a vertically depressed feature 13 within another vertically depressed feature 13. Alternatively, as shown in Figure 4, the electrical pathway 2 can be further extended by having a vertically raised feature 12 within a vertically depressed feature 13 or having a vertically depressed feature 13 within a vertically raised feature 12. As shown in Figure 5, the taper angle of the sidewall 16 to the horizontal surface can vary from 30 to 150 degrees. This allows for modification of the electrical pathway 2 in each vertically raised feature 12 or depressed feature13.
  • By using a combination of patterns as shown in Figure 6, where the patterns can have different shapes and sizes such as circle, ellipse, polygon, square, rectangle, triangle, star, and free forms, the electrical pathway can be lengthened by at least 5% as compared to the surface length.
  • In embodiment 1a and 1b as shown in Figure 7, the electrical pathway 2 is lengthened using a pattern of the vertical ridges 18 and trenches. There is no direct electrical pathway 2 from one end of the pattern to the other that has the same length as the surface length. The trench pattern is arranged such that there is no straight through path along which the electrical current can travel on the surface.
  • In embodiment 2a and 2b, as shown in Figure 8, the electrical pathway can also be lengthened by arranging hexagonal vertically raised feature 12 or depressed feature 13 (or combination of both) such that the there is again no straight path along which the electrical current can travel. Therefore, we can employ a combination of patterns shown in (but not limited to) Figure 6 to create the desired electrical pathway 2 length on the surface of the fabric 1.
  • In embodiment 3, as shown in Figure 9, the electrical pathway 2 can also be lengthened by an array of circular depressions 19 arranged such that there is again no straight path along which the electrical current can travel along the surface. Note that the radius of each circular depression 19 may vary to further convolute the electrical current path.
  • In embodiment 4, as shown in Figure 10, the electrical pathway 2 can also be lengthened by a formation of a freeform ridges 18 and trenches such as there is again no straight path along which the electrical current can travel along the surface.
  • In embodiment 5, as shown in Figure 11, the electrical path length on the surface can also be lengthened by using a series of cascading vertical features. Upon a base layer 6, the 1st vertical feature 3 can be formed. Upon the 1st vertical feature 3, a 2nd vertical feature 4 can be formed and it can continue along the 1st vertical feature 3 until it drops off to the base layer 6.
  • In combination of the variety of geometrical and freeform shapes, the cascading of vertical features allows the further convolution and hence lengthening of the electrical current path on the surface.
  • Figure 12 shows the stereoscope cross-sectional photo of a vertically depressed feature 13 and its sidewall 16. The taper angle of the sidewall 16 is about 100 degrees from the horizontal surface. The foam bulk layer 14 is slight compacted from the manufacturing process while the hard surface layer 11 remains intact and unbroken. The radii of curvature at the outer and inner edges have a maximum upper limit that corresponds to the height of the vertically raised feature 12 or the depth of the vertically depressed feature 13.
  • Figure 13 shows the stereoscope cross-sectional photo of a vertically raised feature 12 within another vertically raised feature 12. The presence of the second vertically raised feature 12 further increase the electrical pathway 2. Figure 14 shows the stereoscope cross-sectional photo of a vertically depressed feature 13 within another vertically raised feature 12. The presence of the second vertically depressed feature 12 further increases the electrical pathway 2 on the surface. The vertically raised feature 12 and depressed feature 13 forming at least 10% of the total surface area.
  • It is very important to emphasize that the hard surface layer 11 must remain continuous and unbroken. The foam bulk layer 14 and fiber bulk layer 15 cannot be exposed at any point on the surface. Otherwise it will shorten the electrical current path length and increases the risk of electrocution.
  • Figure 15 shows the photograph of a preferred embodiment that depicts a base layer 6 with an array of circular depressions 19, and a cascade of vertical features as follows: a 1st vertical layer 3 with vertically ridges 18 and an array of circular depressions 19; a 2nd vertical layer 4 with vertical ridges 18 and an array of circular depressions 19; a 3rd vertical layer 5 with vertical ridges 18 and an array of circular depressions 19. The height of the sidewall 16 of each vertical feature is more than 0.5 mm. The shape of the 1st vertical feature is linear with straight sidewall 16. The shape of the 2nd and 3rd vertical features are free form with curvy sidewalls 16. The circular depressions 19 do not interrupt the hard surface layer 11 continuity.

Claims (12)

  1. A flexible electrical insulating fabric (1) consisting of:
    (i) A plurality of surface electrical pathways with lengths longer than the length of the surface;
    (ii) A hard surface layer (11) of compressed elastomer at the top varying surface roughness from 10 nm to 0.1 mm with electrical conductivity of at least 1 × 10-12 S/m;
    (iii) A soft foam bulk layer (14) of air and elastomer matrix of at least 0.5 mm thick and electrical conductivity of at least 1 × 10-12 S/m;
    (iv) A soft fiber bulk layer (15) of air and elastomer matrix of at least 0.5 mm thick and electrical conductivity of at least 1 × 10-12 S/m;
    (v) A plurality of vertically raised features (12) of at least 0.5 mm in height, spaced at least 0.5 mm apart, formed from compacting the bulk layers;
    (vi) A plurality of vertically depressed features (13) of at least 0.5 mm in depth, spaced at least 0.5 mm apart, deformed into the bulk layers;
    (vii) The vertically raised and depressed features (12, 13) forming at least 10% of the total surface area;
    (viii) The hard surface layer (11) covers the entire surface with no exposure of the bulk foam layer (14) and bulk fiber layer (15).
  2. The vertically raised features (12) of claim 1 having at least one edge.
  3. The vertically depressed features (13) of claim 1 having at least one edge.
  4. The vertically raised and depressed features (12, 13) of claim 1 have a taper angle range of 30 to 150 degrees from the horizontal.
  5. The vertically raised features (12) of claim 2 may have vertically depressed features (13) within it.
  6. The vertically depressed features (13) of claim 3 may have vertically raised features (12) within it.
  7. The edge radius of curvature (17) of the vertically raised features (12) of claim 2 has an upper limit that corresponds to the height of the vertical raised features (12).
  8. The edge radius of curvature (17) of the vertically depressed features (13) of claim 3 has an upper limit that corresponds to the depth of the vertically depressed features (13).
  9. The surface electrical pathway (2) of claim 1 is at least 5% longer than that of the surface length over a given surface area.
  10. The vertically raised and depressed features (12, 13) of claim 1 have shapes of but not limited to circle, ellipse, polygon, square, rectangle, triangle, star, and free forms.
  11. The elastomer of claim 1 can be but not limited to thermoplastic elastomers, thermoplastic polyurethane, thermoplastic polyester elastomer, ethylene vinyl-acetate, polyester, and polyvinyl chloride.
  12. The air and elastomer matrix of claim1 consists of at least 10 % elastomer by volume.
EP24208220.4A 2024-10-22 2024-10-22 A flexible electrical insulating fabric with vertical features Pending EP4732698A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP24208220.4A EP4732698A1 (en) 2024-10-22 2024-10-22 A flexible electrical insulating fabric with vertical features

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP24208220.4A EP4732698A1 (en) 2024-10-22 2024-10-22 A flexible electrical insulating fabric with vertical features

Publications (1)

Publication Number Publication Date
EP4732698A1 true EP4732698A1 (en) 2026-04-29

Family

ID=93257840

Family Applications (1)

Application Number Title Priority Date Filing Date
EP24208220.4A Pending EP4732698A1 (en) 2024-10-22 2024-10-22 A flexible electrical insulating fabric with vertical features

Country Status (1)

Country Link
EP (1) EP4732698A1 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2050348B1 (en) * 2007-10-19 2012-04-11 Theodolf Fritsche GmbH & Co. KG Material for protective clothing to protect against electric arcs
US10143079B2 (en) * 2015-12-10 2018-11-27 Chen-Cheng Huang Breathable and electrically conductive cloth

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2050348B1 (en) * 2007-10-19 2012-04-11 Theodolf Fritsche GmbH & Co. KG Material for protective clothing to protect against electric arcs
US10143079B2 (en) * 2015-12-10 2018-11-27 Chen-Cheng Huang Breathable and electrically conductive cloth

Similar Documents

Publication Publication Date Title
KR100485297B1 (en) Semiconductor device and method of manufacturing the same
CN101681971B (en) led
EP1120834A3 (en) Insulated gate semiconductor device and manufacturing method thereof
TWI550889B (en) Photovoltaic battery
JP5791821B2 (en) Silicon carbide semiconductor device and manufacturing method thereof
JP2005503021A (en) MOS transistor edge termination
JP2000031484A5 (en)
JP2000183350A (en) Method of manufacturing integrated edge structure for high voltage semiconductor device and integrated edge structure
JP2007515079A5 (en)
TWI466183B (en) Schottky diode and its manufacturing method
JPH1070271A (en) Improvement of semiconductor device
KR20080100265A (en) Method of manufacturing a super junction device having a conventional termination
DE102011086854A1 (en) Semiconductor device
EP4732698A1 (en) A flexible electrical insulating fabric with vertical features
JPS6122802A (en) Elastomeric support surface and shoe sole
JPH05211156A (en) High-voltage planar edge terminal using punchthrough delay injection
JP7423853B2 (en) semiconductor equipment
US20260109132A1 (en) Flexible electrical insulating fabric with vertical features
JP2007515080A5 (en)
KR102628197B1 (en) Mattress for prevent bedsore using fabric body-pressure sensor and method for controlling the same
JP3820894B2 (en) Manufacturing method of mold for forming honeycomb structure
US7183626B2 (en) Passivation structure with voltage equalizing loops
EP0647968A3 (en) Semiconductor device comprising a plurality of element separating trenches and method of manufacturing same
US6228734B1 (en) Method of manufacturing a capacitance semi-conductor device
CN119029032A (en) Semiconductor device and method for processing semiconductor device

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20250619

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC ME MK MT NL NO PL PT RO RS SE SI SK SM TR