EP4392893A4 - Automatisierte verifikation integrierter schaltungen - Google Patents

Automatisierte verifikation integrierter schaltungen

Info

Publication number
EP4392893A4
EP4392893A4 EP22862000.1A EP22862000A EP4392893A4 EP 4392893 A4 EP4392893 A4 EP 4392893A4 EP 22862000 A EP22862000 A EP 22862000A EP 4392893 A4 EP4392893 A4 EP 4392893A4
Authority
EP
European Patent Office
Prior art keywords
integrated circuits
automated verification
verification
automated
circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP22862000.1A
Other languages
English (en)
French (fr)
Other versions
EP4392893A2 (de
Inventor
Calum Macrae
Richard Philpott
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Celera Inc
Original Assignee
Celera Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Celera Inc filed Critical Celera Inc
Priority claimed from PCT/US2022/041264 external-priority patent/WO2023028080A2/en
Publication of EP4392893A2 publication Critical patent/EP4392893A2/de
Publication of EP4392893A4 publication Critical patent/EP4392893A4/de
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/36Circuit design at the analogue level
    • G06F30/367Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • G06F30/398Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2111/00Details relating to CAD techniques
    • G06F2111/10Numerical modelling

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Tests Of Electronic Circuits (AREA)
EP22862000.1A 2021-08-24 2022-08-23 Automatisierte verifikation integrierter schaltungen Pending EP4392893A4 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US202163236589P 2021-08-24 2021-08-24
PCT/US2022/041264 WO2023028080A2 (en) 2021-08-24 2022-08-23 Automated verification of integrated circuits

Publications (2)

Publication Number Publication Date
EP4392893A2 EP4392893A2 (de) 2024-07-03
EP4392893A4 true EP4392893A4 (de) 2025-07-09

Family

ID=91370894

Family Applications (1)

Application Number Title Priority Date Filing Date
EP22862000.1A Pending EP4392893A4 (de) 2021-08-24 2022-08-23 Automatisierte verifikation integrierter schaltungen

Country Status (1)

Country Link
EP (1) EP4392893A4 (de)

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
OLIVADESE SALVATORE BERNARDO ET AL: "Parameterized and DC-Compliant Small-Signal Macromodels of RF Circuit Blocks", IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, vol. 5, no. 4, 1 April 2015 (2015-04-01), pages 508 - 522, XP011578949, DOI: 10.1109/TCPMT.2015.2403071 *
ROB A RUTENBAR ET AL: "Hierarchical Modeling, Optimization, and Synthesis for System-Level Analog and RF Designs", PROCEEDINGS OF THE IEEE, vol. 95, no. 3, 1 March 2007 (2007-03-01), pages 640 - 669, XP011179944, DOI: 10.1109/JPROC.2006.889371 *

Also Published As

Publication number Publication date
EP4392893A2 (de) 2024-07-03

Similar Documents

Publication Publication Date Title
EP4256610A4 (de) Integrierte schaltungsanordnungen
EP4406022A4 (de) Gehäusearchitekturen für photonische integrierte schaltungen
EP3811246A4 (de) Effiziente simulation und prüfung einer integrierten schaltung
EP3574524A4 (de) Techniken zur fluidkühlung von integrierten schaltungen in paketen
EP3443576A4 (de) Strombegrenzte schaltungen
EP3577700A4 (de) Systeme und verfahren zur herstellung von supraleitenden integrierten schaltungen
JP1705274S (ja) 電子機器用ケース
EP4443031A4 (de) Elektronisches expansionsventil
EP4143880A4 (de) Integrierte schaltung
EP3709246A4 (de) Verfahren und endgerät für elektronische transaktion
EP4509980C0 (de) Photonische integrierte schaltung und verfahren
EP4027346A4 (de) Integrierte schaltung
EP4424813A4 (de) Integrierter mikrotröpfchenchip
EP4617532A4 (de) Elektronisches expansionsventil
EP4449293A4 (de) Automatisierte platzierung auf transistorebene zum entwurf integrierter schaltungen
EP3803975A4 (de) Konstruktionen für integrierte schaltungen
EP4441738A4 (de) Selbstisolierung von leistungsverwaltungsintegrierten schaltungen
EP4170208A4 (de) Integriertes bauelement
EP3625579C0 (de) Testvorrichtung und -verfahren für integrierte schaltungen
EP3504186A4 (de) Kupferabscheidung bei der verkapselung auf waferebene von integrierten schaltungen
EP4010929A4 (de) Transistor und verfahren zur herstellung einer integrierten schaltung
EP4392893A4 (de) Automatisierte verifikation integrierter schaltungen
EP3485571A4 (de) Halbleiterlogikelement und logische schaltungen
EP4217819A4 (de) Arbeitsfluss zur physischen überprüfung für halbleiterschaltungsentwürfe
EP3536432A4 (de) Stufenbohrer und herstellungsverfahren für stufenbohrer

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20240215

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20250612

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 111/10 20200101ALN20250605BHEP

Ipc: G06F 30/398 20200101ALI20250605BHEP

Ipc: G06F 30/367 20200101AFI20250605BHEP