EP4302320A1 - Treatments to improve device performance - Google Patents
Treatments to improve device performanceInfo
- Publication number
- EP4302320A1 EP4302320A1 EP22763933.3A EP22763933A EP4302320A1 EP 4302320 A1 EP4302320 A1 EP 4302320A1 EP 22763933 A EP22763933 A EP 22763933A EP 4302320 A1 EP4302320 A1 EP 4302320A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- dielectric layer
- substrate
- plasma
- nitrogen
- annealing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000011282 treatment Methods 0.000 title description 18
- 238000000034 method Methods 0.000 claims abstract description 246
- 230000008569 process Effects 0.000 claims abstract description 173
- 239000000758 substrate Substances 0.000 claims abstract description 134
- 238000000137 annealing Methods 0.000 claims abstract description 48
- 239000001257 hydrogen Substances 0.000 claims abstract description 32
- 229910052739 hydrogen Inorganic materials 0.000 claims abstract description 32
- 239000004065 semiconductor Substances 0.000 claims abstract description 31
- 238000007254 oxidation reaction Methods 0.000 claims abstract description 30
- 238000000151 deposition Methods 0.000 claims abstract description 27
- 125000004433 nitrogen atom Chemical group N* 0.000 claims abstract description 14
- 239000000126 substance Substances 0.000 claims abstract description 9
- 238000004140 cleaning Methods 0.000 claims abstract description 8
- 238000012545 processing Methods 0.000 claims description 115
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 74
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims description 44
- 239000001301 oxygen Substances 0.000 claims description 40
- 229910052760 oxygen Inorganic materials 0.000 claims description 40
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 37
- 229910052757 nitrogen Inorganic materials 0.000 claims description 30
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 claims description 20
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 claims description 14
- 229910000069 nitrogen hydride Inorganic materials 0.000 claims description 12
- 229910021529 ammonia Inorganic materials 0.000 claims description 10
- 239000001272 nitrous oxide Substances 0.000 claims description 10
- 229910052786 argon Inorganic materials 0.000 claims description 7
- 229910000449 hafnium oxide Inorganic materials 0.000 claims description 4
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims description 4
- 239000000203 mixture Substances 0.000 claims description 4
- 125000004435 hydrogen atom Chemical class [H]* 0.000 claims 3
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 abstract description 14
- 239000010410 layer Substances 0.000 description 103
- 239000002243 precursor Substances 0.000 description 86
- 239000000463 material Substances 0.000 description 60
- 229910052710 silicon Inorganic materials 0.000 description 31
- 239000010703 silicon Substances 0.000 description 31
- 238000012546 transfer Methods 0.000 description 30
- 229910052751 metal Inorganic materials 0.000 description 29
- 239000002184 metal Substances 0.000 description 29
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 27
- 239000003989 dielectric material Substances 0.000 description 26
- 238000002203 pretreatment Methods 0.000 description 24
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 23
- 150000002431 hydrogen Chemical class 0.000 description 23
- 230000015572 biosynthetic process Effects 0.000 description 21
- 229910052814 silicon oxide Inorganic materials 0.000 description 21
- 235000012431 wafers Nutrition 0.000 description 19
- 238000005516 engineering process Methods 0.000 description 18
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 17
- 230000008021 deposition Effects 0.000 description 16
- 239000007789 gas Substances 0.000 description 16
- 238000010348 incorporation Methods 0.000 description 15
- 238000000231 atomic layer deposition Methods 0.000 description 14
- 230000003647 oxidation Effects 0.000 description 14
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 11
- 229910052799 carbon Inorganic materials 0.000 description 10
- 238000010586 diagram Methods 0.000 description 8
- 229910052731 fluorine Inorganic materials 0.000 description 8
- 239000011737 fluorine Substances 0.000 description 8
- 230000001590 oxidative effect Effects 0.000 description 8
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 7
- 230000007547 defect Effects 0.000 description 7
- -1 e.g. Substances 0.000 description 7
- 229910052735 hafnium Inorganic materials 0.000 description 7
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 7
- 238000002161 passivation Methods 0.000 description 7
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 7
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 6
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 6
- 239000006227 byproduct Substances 0.000 description 6
- 238000005137 deposition process Methods 0.000 description 6
- 239000007800 oxidant agent Substances 0.000 description 6
- 125000002887 hydroxy group Chemical group [H]O* 0.000 description 5
- 239000010936 titanium Substances 0.000 description 5
- PDPJQWYGJJBYLF-UHFFFAOYSA-J hafnium tetrachloride Chemical group Cl[Hf](Cl)(Cl)Cl PDPJQWYGJJBYLF-UHFFFAOYSA-J 0.000 description 4
- 238000011065 in-situ storage Methods 0.000 description 4
- 239000003446 ligand Substances 0.000 description 4
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 4
- 229910003454 ytterbium oxide Inorganic materials 0.000 description 4
- 229940075624 ytterbium oxide Drugs 0.000 description 4
- LFQSCWFLJHTTHZ-UHFFFAOYSA-N Ethanol Chemical compound CCO LFQSCWFLJHTTHZ-UHFFFAOYSA-N 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 3
- MCMNRKCIXSYSNV-UHFFFAOYSA-N ZrO2 Inorganic materials O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 125000003277 amino group Chemical group 0.000 description 3
- 238000002425 crystallisation Methods 0.000 description 3
- 230000008025 crystallization Effects 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 229910001873 dinitrogen Inorganic materials 0.000 description 3
- 229910001882 dioxygen Inorganic materials 0.000 description 3
- 229910052746 lanthanum Inorganic materials 0.000 description 3
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 150000002831 nitrogen free-radicals Chemical class 0.000 description 3
- GVGCUCJTUSOZKP-UHFFFAOYSA-N nitrogen trifluoride Chemical compound FN(F)F GVGCUCJTUSOZKP-UHFFFAOYSA-N 0.000 description 3
- 238000010405 reoxidation reaction Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000007787 solid Substances 0.000 description 3
- 229910052712 strontium Inorganic materials 0.000 description 3
- CIOAGBVUUVVLOB-UHFFFAOYSA-N strontium atom Chemical compound [Sr] CIOAGBVUUVVLOB-UHFFFAOYSA-N 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 229910052723 transition metal Inorganic materials 0.000 description 3
- 150000003624 transition metals Chemical class 0.000 description 3
- 229910052726 zirconium Inorganic materials 0.000 description 3
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- 229910052769 Ytterbium Inorganic materials 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 2
- 229910052784 alkaline earth metal Inorganic materials 0.000 description 2
- 150000001342 alkaline earth metals Chemical class 0.000 description 2
- 239000000908 ammonium hydroxide Substances 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 239000006185 dispersion Substances 0.000 description 2
- 150000004706 metal oxides Chemical group 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000003032 molecular docking Methods 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 230000006911 nucleation Effects 0.000 description 2
- 238000010899 nucleation Methods 0.000 description 2
- UZLYXNNZYFBAQO-UHFFFAOYSA-N oxygen(2-);ytterbium(3+) Chemical compound [O-2].[O-2].[O-2].[Yb+3].[Yb+3] UZLYXNNZYFBAQO-UHFFFAOYSA-N 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 229910052761 rare earth metal Inorganic materials 0.000 description 2
- 150000002910 rare earth metals Chemical class 0.000 description 2
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 description 2
- 230000006641 stabilisation Effects 0.000 description 2
- 238000011105 stabilization Methods 0.000 description 2
- 238000000859 sublimation Methods 0.000 description 2
- 230000008022 sublimation Effects 0.000 description 2
- NAWDYIZEMPQZHO-UHFFFAOYSA-N ytterbium Chemical compound [Yb] NAWDYIZEMPQZHO-UHFFFAOYSA-N 0.000 description 2
- 229910052727 yttrium Inorganic materials 0.000 description 2
- VWQVUPCCIRVNHF-UHFFFAOYSA-N yttrium atom Chemical compound [Y] VWQVUPCCIRVNHF-UHFFFAOYSA-N 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 1
- OLBVUFHMDRJKTK-UHFFFAOYSA-N [N].[O] Chemical compound [N].[O] OLBVUFHMDRJKTK-UHFFFAOYSA-N 0.000 description 1
- 150000001412 amines Chemical class 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- WYEMLYFITZORAB-UHFFFAOYSA-N boscalid Chemical compound C1=CC(Cl)=CC=C1C1=CC=CC=C1NC(=O)C1=CC=CN=C1Cl WYEMLYFITZORAB-UHFFFAOYSA-N 0.000 description 1
- 238000001311 chemical methods and process Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000013480 data collection Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052736 halogen Inorganic materials 0.000 description 1
- 150000002367 halogens Chemical class 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000001247 metal acetylides Chemical class 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 230000000877 morphologic effect Effects 0.000 description 1
- QKCGXXHCELUCKW-UHFFFAOYSA-N n-[4-[4-(dinaphthalen-2-ylamino)phenyl]phenyl]-n-naphthalen-2-ylnaphthalen-2-amine Chemical compound C1=CC=CC2=CC(N(C=3C=CC(=CC=3)C=3C=CC(=CC=3)N(C=3C=C4C=CC=CC4=CC=3)C=3C=C4C=CC=CC4=CC=3)C3=CC4=CC=CC=C4C=C3)=CC=C21 QKCGXXHCELUCKW-UHFFFAOYSA-N 0.000 description 1
- 150000002829 nitrogen Chemical class 0.000 description 1
- 239000012466 permeate Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000005086 pumping Methods 0.000 description 1
- 238000010926 purge Methods 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 238000007634 remodeling Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02312—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67184—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the presence of more than one transfer chamber
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02181—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing hafnium, e.g. HfO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02304—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment formation of intermediate layers, e.g. buffer layers, layers to improve adhesion, lattice match or diffusion barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02323—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02329—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02329—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen
- H01L21/02332—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen into an oxide layer, e.g. changing SiO to SiON
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28185—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67161—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers
- H01L21/67167—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers surrounding a central transfer chamber
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/6719—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the construction of the processing chambers, e.g. modular processing chambers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
Definitions
- Embodiments of the present disclosure generally relate to semiconductor devices, systems, processes, equipment, and fabrication. More particularly, embodiments relate to treatments to enhance device performance in gate structures.
- MOSFETs metal-oxide-semiconductor field-effect transistors
- S1O2 silicon dioxide
- S1O2 silicon dioxide
- Hf02 hafnium oxide
- EOT equivalent oxide thickness
- One or more embodiments of the disclosure are directed to methods of forming a semiconductor device.
- the method comprises: annealing a surface of a substrate to form a smooth surface; pre-cleaning the smooth surface to form a pre-cleaned surface; depositing a high-k dielectric layer on the pre-cleaned surface; performing a re-oxidation process to thermally oxidize the substrate; performing a plasma nitridation process to insert nitrogen atoms in the high- K dielectric layer to form a plasma nitridated high-k dielectric layer; and performing a post-nitridation anneal process to passivate chemical bonds in the plasma nitridated high-K dielectric layer.
- One or more embodiments of the disclosure are directed to methods of forming a semiconductor device.
- the method comprises: annealing a surface of a substrate to form a smooth surface; forming a high-K dielectric layer on the surface of the substrate; performing a re-oxidation process to thermally oxidize the surface of the substrate; performing a plasma nitridation process to insert nitrogen atoms in the high-k dielectric layer to form a plasma nitridated high-k dielectric layer; and performing a post-nitridation anneal process to passivate chemical bonds in the plasma nitridated high-k dielectric layer.
- Other embodiments of the disclosure are directed to processing systems.
- a processing system comprises: a first processing chamber; a second processing chamber; a third processing chamber; a fourth processing chamber; a fifth processing chamber; and a system controller, the system controller configured to: anneal a surface of a substrate to form a smooth surface in the first processing chamber; deposit a high-k dielectric layer on the surface of the substrate in the second processing chamber; expose the deposited high-k dielectric layer to nitrogen plasma to form a plasma nitridated high-k dielectric layer in the third processing chamber; perform a re-oxidation process to thermally oxidize the surface of the substrate in the fourth processing chamber; and anneal the plasma nitridated high-K dielectric layer in the fifth processing chamber, wherein the substrate is transferred among the first, second, third, fourth, and fifth processing chambers without breaking vacuum environment in the processing system.
- FIG. 1 is a schematic top-view diagram of an example multi-chamber processing system according to one or more embodiments
- FIG. 2 is a process flow diagram of a method of forming a semiconductor structure according to one or more embodiments
- FIGS. 3A and 3B are schematic views of a semiconductor structure according to one or more embodiments.
- FIG. 4 illustrates a process flow diagram of a method of forming a semiconductor structure according to one or more embodiments
- FIGS. 5A-5F illustrate schematic cross-sectional views of exemplary substrates according to one or more embodiments
- FIG. 6 is a process flow diagram of a method of forming a semiconductor structure according to one or more embodiments.
- FIGS. 7A and 7B are schematic views of a semiconductor structure according to one or more embodiments.
- High-K dielectric materials may provide greater channel mobility over silicon oxide at similar thicknesses.
- efforts to maximize a dielectric constant (also referred to as “k-value”) of known high-k materials are reaching limits due to morphological characteristics.
- Conventional technologies have struggled to overcome natural characteristics of high-k materials, which may set an upper limit in the k-value, and subsequent device remodeling in attempts to incorporate new films.
- the embodiments described herein provide systems and methods for improving the characteristics of high-k dielectric materials. By producing high-k dielectric materials exhibiting a specific morphology or a grain structure, higher dielectric constants and subsequent improved device performance may be enabled. In order to control grain formation in exemplary devices, treatments may be performed to provide activated substrate surfaces that can induce a specific grain growth, as well as to stabilize films after formation, which may result in a higher dielectric constant. [0020] The embodiments described herein provide a hydrogen annealing process that smooths the surface of a substrate, e.g., silicon, before film deposition. During later high temperature anneal processes, the hydrogen-silicon bonds are broken, and the hydrogen is depassivated. This differs from standard hydrogen passivation processes, wherein hydrogen-silicon bonding is maintained through the formation of the final device.
- a substrate e.g., silicon
- substrate refers to a surface, or portion of a surface, upon which a process acts. It will also be understood by those skilled in the art that reference to a substrate can also refer to only a portion of the substrate unless the context clearly indicates otherwise. Additionally, reference to depositing on a substrate can mean both a bare substrate and a substrate with one or more films or features deposited or formed thereon.
- a "substrate” as used herein, refers to any substrate or material surface formed on a substrate upon which film processing is performed during a fabrication process.
- a substrate surface on which processing can be performed include materials such as silicon, silicon oxide, strained silicon, silicon on insulator (SOI), carbon doped silicon oxides, amorphous silicon, doped silicon, germanium, gallium arsenide, glass, sapphire, and any other materials such as metals, metal nitrides, metal alloys, and other conductive materials, depending on the application.
- Substrates include, without limitation, semiconductor wafers. Substrates may be exposed to a pretreatment process to polish, etch, reduce, oxidize, hydroxylate, anneal and/or bake the substrate surface.
- any of the film processing steps disclosed may also be performed on an under-layer formed on the substrate as disclosed in more detail below, and the term "substrate surface" is intended to include such under-layer as the context indicates.
- substrate surface is intended to include such under-layer as the context indicates.
- the terms “precursor”, “reactant”, “reactive gas” and the like are used interchangeably to refer to any gaseous species that can react with the substrate surface.
- FIG. 1 is a schematic top-view diagram of an example of a multi-chamber processing system 100 according to some examples of the present disclosure.
- the processing system 100 generally includes a factory interface 102, load lock chambers 104, 106, transfer chambers 108, 110 with respective transfer robots 112, 114, holding chambers 116, 118, and processing chambers 120, 122, 124, 126, 128, 130.
- wafers in the processing system 100 can be processed in and transferred between the various chambers without exposing the wafers to an ambient environment exterior to the processing system 100 (e.g., an atmospheric ambient environment such as may be present in a fab).
- an ambient environment exterior to the processing system 100 e.g., an atmospheric ambient environment such as may be present in a fab.
- the wafers can be processed in and transferred between the various chambers in a low pressure (e.g ., less than or equal to about 300 Torr) or vacuum environment without breaking the low pressure or vacuum environment between various processes performed on the wafers in the processing system 100.
- the processing system 100 may provide for an integrated solution for some processing of wafers.
- Examples of a processing system that may be suitably modified in accordance with the teachings provided herein include the Endura®, Producer® or Centura® integrated processing systems or other suitable processing systems commercially available from Applied Materials, Inc., located in Santa Clara, California. It is contemplated that other processing systems (including those from other manufacturers) may be adapted to benefit from aspects described herein.
- the factory interface 102 includes a docking station 140 and factory interface robots 142 to facilitate transfer of wafers.
- the docking station 140 is configured to accept one or more front opening unified pods (FOUPs) 144.
- each factory interface robot 142 generally comprises a blade 148 disposed on one end of the respective factory interface robot 142 configured to transfer the wafers from the factory interface 102 to the load lock chambers 104, 106.
- the load lock chambers 104, 106 have respective ports 150, 152 coupled to the factory interface 102 and respective ports 154, 156 coupled to the transfer chamber 108.
- the transfer chamber 108 further has respective ports 158, 160 coupled to the holding chambers 116, 118 and respective ports 162, 164 coupled to processing chambers 120, 122.
- the transfer chamber 110 has respective ports 166, 168 coupled to the holding chambers 116, 118 and respective ports 170, 172, 174, 176 coupled to processing chambers 124, 126, 128, 130.
- the ports 154, 156, 158, 160, 162, 164, 166, 168, 170, 172, 174, 176 can be, for example, slit valve openings with slit valves for passing wafers therethrough by the transfer robots 112, 114 and for providing a seal between respective chambers to prevent a gas from passing between the respective chambers.
- any port is open for transferring a wafer therethrough. Otherwise, the port is closed.
- the load lock chambers 104, 106, transfer chambers 108, 110, holding chambers 116, 118, and processing chambers 120, 122, 124, 126, 128, 130 may be fluidly coupled to a gas and pressure control system (not specifically illustrated).
- the gas and pressure control system can include one or more gas pumps (e.g., turbo pumps, cryo-pumps, roughing pumps), gas sources, various valves, and conduits fluidly coupled to the various chambers.
- a factory interface robot 142 transfers a wafer from a FOUP 144 through a port 150 or 152 to a load lock chamber 104 or 106.
- the gas and pressure control system then pumps down the load lock chamber 104 or 106.
- the gas and pressure control system further maintains the transfer chambers 108, 110 and holding chambers 116, 118 with an interior low pressure or vacuum environment (which may include an inert gas).
- an interior low pressure or vacuum environment which may include an inert gas.
- the transfer robot 112 transfers the wafer from the load lock chamber 104 or 106 into the transfer chamber 108 through the port 154 or 156.
- the transfer robot 112 is then capable of transferring the wafer to and/or between any of the processing chambers 120, 122 through the respective ports 162, 164 for processing and the holding chambers 116, 118 through the respective ports 158, 160 for holding to await further transfer.
- the transfer robot 114 is capable of accessing the wafer in the holding chamber 116 or 118 through the port 166 or 168 and is capable of transferring the wafer to and/or between any of the processing chambers 124, 126, 128, 130 through the respective ports 170, 172, 174, 176 for processing and the holding chambers 116, 118 through the respective ports 166, 168 for holding to await further transfer.
- the transfer and holding of the wafer within and among the various chambers can be in the low pressure or vacuum environment provided by the gas and pressure control system.
- the processing chambers 120, 122, 124, 126, 128, 130 can be any appropriate chamber for processing a wafer.
- the processing chamber 120 can be capable of performing an annealing process
- the processing chamber 122 can be capable of performing a cleaning process
- the processing chambers 124, 126, 128, 13o can be capable of performing epitaxial growth processes.
- the processing chamber 122 can be capable of performing a cleaning process
- the processing chamber 120 can be capable of performing an etch process
- the processing chambers 124, 126, 128, 130 can be capable of performing respective epitaxial growth processes.
- the processing chamber 122 may be a SiCoNiTM Preclean chamber available from Applied Materials of Santa Clara, Calif.
- the processing chamber 120 may be a SelectraTM Etch chamber available from Applied Materials of Santa Clara, Calif.
- a system controller 190 is coupled to the processing system 100 for controlling the processing system 100 or components thereof.
- the system controller 190 may control the operation of the processing system 100 using a direct control of the chambers 104, 106, 108, 116, 118, 110, 120, 122, 124, 126, 128, 130 of the processing system 100 or by controlling controllers associated with the chambers 104, 106, 108, 116, 118, 110, 120, 122, 124, 126, 128, 130.
- the system controller 190 enables data collection and feedback from the respective chambers to coordinate performance of the processing system 100.
- the system controller 190 generally includes a central processing unit (CPU) 192, memory 194, and support circuits 196.
- the CPU 192 may be one of any form of a general-purpose processor that can be used in an industrial setting.
- the memory 194, or non-transitory computer-readable medium, is accessible by the CPU 192 and may be one or more of memory such as random-access memory (RAM), read only memory (ROM), floppy disk, hard disk, or any other form of digital storage, local or remote.
- the support circuits 196 are coupled to the CPU 192 and may comprise cache, clock circuits, input/output subsystems, power supplies, and the like.
- the various methods disclosed herein may generally be implemented under the control of the CPU 192 by the CPU 192 executing computer instruction code stored in the memory 194 (or in memory of a particular process chamber) as, for example, a software routine.
- the CPU 192 controls the chambers to perform processes in accordance with the various methods.
- processing systems can be in other configurations.
- more or fewer processing chambers may be coupled to a transfer apparatus.
- the transfer apparatus includes the transfer chambers 108, 110 and the holding chambers 116, 118.
- more or fewer transfer chambers e.g ., one transfer chamber
- more or fewer holding chambers e.g., no holding chambers
- FIG. 2 is a process flow diagram of a method 200 of forming a semiconductor structure 300 according to one or more implementations of the present disclosure.
- FIGS. 3A and 3B are cross-sectional views of a portion of the semiconductor structure 300 corresponding to various states of the method 200. It should be understood that FIGS. 3A and 3B illustrate only partial schematic views of the semiconductor structure 300, and the semiconductor structure 300 may contain any number of transistor sections and additional materials having aspects as illustrated in the figures. It should also be noted although the method steps illustrated in FIG. 2 are described sequentially, other process sequences that include one or more method steps that have been omitted and/or added, and/or has been rearranged in another desirable order, fall within the scope of the embodiments of the disclosure provided herein.
- the method 200 begins with an annealing process in operation 205.
- the anneal process may comprise spike annealing a substrate in a hydrogen (H2) ambient at a temperature in a range of from 500 °C to 700 °C.
- the annealing 205 may include a spike thermal anneal process performed in a rapid thermal processing chamber, such as RADOXTM chamber, available from Applied Materials, Inc., located in Santa Clara, California.
- the RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 illustrated in FIG. 1.
- annealing 205 serves a different purpose compared to passivation annealing processes.
- annealing in an ambient atmosphere of hydrogen (H2) causes the hydrogen (H2) to react with the substrate surface, e.g., silicon (Si), before film deposition in order to smoothen the substrate surface 302.
- the hydrogen-Silicon (H-Si) bonds are broken, and hydrogen is de-passivated on purpose after a film is deposited.
- hydrogen-silicon (H-Si bonding) is maintained at the end of process.
- a pre-clean process in operation 210 to pre-clean the surface of the substrate 302 is performed.
- the pre clean process may include ozone (O3) pre-clean or oxidizing the surface of the substrate 302 by a wet process using a solution, such as a Standard Clean 1 (SC1) solution including NF OH (ammonium hydroxide), H2O2 (hydrogen peroxide), and H2O (water), or a dry etch process, for example, a SiConiTM remote plasma assisted dry etch process, in which the surface of the substrate 302 is exposed to N2, NF3, and NH3 plasma by-products.
- SC1 Standard Clean 1
- NF OH ammonium hydroxide
- H2O2 hydrogen peroxide
- H2O water
- a dry etch process for example, a SiConiTM remote plasma assisted dry etch process, in which the surface of the substrate 302 is exposed to N2, NF3, and NH3 plasma by-products.
- a pre clean process 210 comprises an ozone (O3) pre-clean or an SC1 wet process to pre clean the surface of the substrate 302.
- the pre-clean process may be performed in a preclean chamber, such as the processing chamber 122 or 120 shown in FIG. 1 .
- the pre-clean process 210 may occur prior to annealing 205.
- an interface formation process is performed to form an interfacial layer 304 on the pre-cleaned surface of the substrate 302, as shown in FIG. 3A.
- the interface formation process may include a suitable thermal oxidation process, such as an enhanced in-situ steam generation (elSSG) process utilizing nitrous oxide (N2O) gas.
- elSSG enhanced in-situ steam generation
- N2O nitrous oxide
- the interfacial layer 304 formed in operation 220 is a thin amorphous silicon oxide (S1O2) layer, having a thickness of between about 3 A and about 10 A, for example, about 5 A, corresponding to one or more monolayers of silicon oxide.
- the interfacial layer 304 may be formed by an in-situ steam generation (ISSG) process utilizing H2 and O2 gases, or a rapid thermal oxidation (RTO) process utilizing NH3 and O2 gases.
- the interfacial layer 304 may act as a nucleation layer of a high-k dielectric material layer to be deposited thereon and improve quality (e.g., such as interface state density, accumulation capacitance, frequency dispersion, and leakage current) of the interface between the substrate 302 and the high-k dielectric material layer.
- the interface formation process may be performed in a processing chamber, such as the processing chamber 120, 122, 124, 126, 128, or 130 shown in FIG 1 .
- the interface formation process in operation 220 is omitted and the interfacial layer 304 is not formed prior to deposition of a high-k dielectric material layer on the substrate 302.
- the interfacial layer 304 is formed by a thermal oxidation process in operation 250 or operation 290, described below, that thermally oxidizes the substrate 302 through a high-k dielectric material layer deposited on the substrate 302.
- the interfacial layer 304 formed by the thermal oxidation process in operation 250 or operation 290 may be thick enough to ensure reliable device characteristics (e.g., such as interface state density, accumulation capacitance, frequency dispersion, and leakage current) and reduce atomic diffusion from the high-k dielectric material layer to the substrate 302, having a thickness of between about 0.3 nm and about 1 nm, for example, about 0.5 nm.
- a deposition process is performed to deposit a high-k dielectric layer 306 on the exposed surface of the semiconductor structure 300 (/.e., the interfacial layer 304, as shown in Figure 3B, if the interfacial layer 304 is formed in operation 220, and the substrate 302 if the interfacial layer 304 is not formed in operation 220).
- the high-k dielectric layer 306 may be formed of high-k dielectric material, such as hafnium dioxide (HfC ), zirconium dioxide (ZrC ), ytterbium oxide (Y2O3), or aluminum oxide (AI2O3).
- the deposition process may include an atomic layer deposition (ALD) process, in which a metal-containing precursor and an oxygen- containing precursor are alternately delivered to the exposed surface of the semiconductor structure 300.
- the metal-containing precursor is purged prior to delivering the oxygen-containing precursor.
- the metal may be a transition metal, such as hafnium (Hf), zirconium (Zr), or titanium (Ti), a rare-earth metal, such as lanthanum (La), ytterbium (Yb), or yttrium (Y), an alkaline earth metal, such as strontium (Sr), or other metal such as aluminum (Al).
- any oxygen-containing precursor may be used that may react with the metal.
- the oxygen-containing precursor may be or include water, diatomic oxygen, ozone, a hydroxyl-containing precursor or alcohol, nitrogen-and-oxygen-containing precursors, plasma-enhanced oxygen including locally or remotely enhanced oxygen, or any other material including oxygen that may be incorporated with the metal to produce a layer of an oxide of the metal over the substrate 302.
- the metal containing precursor is hafnium tetrachloride (HfCL) and the oxidant is water (H2O) to form a hafnium dioxide (HfC ) layer.
- the ALD process may be performed at a temperature of between about 200 °C and about 400 °C, for example, about 270 °C.
- the high-k dielectric layer 306, as deposited by the ALD process, may be amorphous and have a thickness of between about 10 A and about 30 A.
- the deposition process may be performed in a processing chamber, such as the processing chamber 120, 122, 124, 126, 128, or 130 shown in FIG. 1 .
- an optional post-deposition anneal process is performed to harden and density the as-deposited high-k dielectric layer 306. Crystallization of the as deposited amorphous high-k dielectric layer 306 may occur.
- the post deposition anneal process may include a thermal anneal process in an inert ambient, such as in a nitrogen (N2) and argon (Ar) ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOXTM chamber, available from Applied Materials, Inc., located in Santa Clara, Calif.
- the RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1.
- the post deposition anneal process may thermally harden and density the interfacial layer 304 and the high-k dielectric layer 306.
- the post deposition anneal process may be performed for between about 1 second and about 60 seconds, at a temperature of between about 500 °C and about 800 °C, and at a pressure of between about 0.01 Torr and 10 Torr.
- an optional re-oxidation process is performed to thermally oxidize the substrate 302.
- the reoxidation process may include a thermal anneal process in an oxygen (O2), nitrous oxide (N2O), and H2 ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOXTM chamber, available from Applied Materials, Inc., located in Santa Clara, Calif.
- RTP rapid thermal processing
- the RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1.
- the re oxidation process in operation 250 may thermally oxidize the underlying layer through the high-K dielectric layer 306, and thus thicken the interfacial layer 304, if the interfacial layer 304 is formed in operation 220, to a thickness of between about 3 A and about 10 A, and form an interfacial layer 304 in the substrate 302 near the interface with the high-k dielectric layer 306 if an interfacial layer 304 is not formed in operation 220.
- the re-oxidation process may be performed for between about 1 second and about 30 seconds, at a temperature of between about 400 °C and about 900 °C, and at a pressure of between about 0.01 Torr and 100 Torr.
- a plasma nitridation process is performed to insert nitrogen atoms into vacancies and defects in the high-k dielectric layer 306.
- the plasma nitridation process may be a decoupled plasma nitridation (DPN) process performed in a DPN chamber such as CENTURA® DPN chamber, available from Applied Materials, Inc., located in Santa Clara, Calif.
- DPN chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1.
- the plasma nitridation process exposes the high-k dielectric layer 306 to nitrogen plasma, which may allow nitrogen radicals or nitrogen atoms to be incorporated within the high-K dielectric layer 306, throughout the thickness of the high-k dielectric layer 306.
- nitrogen atoms may form metastable bonds with oxygen (O).
- Gases that may be used in the plasma process include nitrogen containing gas, such as nitrogen (N2), ammonia (NH3), or mixtures thereof.
- the nitrogen gas is ammonia (NH3) mixed with about 3 % to about 8 % of nitrogen (N2).
- the plasma nitridation process may not change a thickness of the high- K dielectric layer 306 as a result of the nitrogen incorporation to vacancies and defects in the as-deposited high-k dielectric layer 306.
- the nitridation process may be performed for between about 10 seconds and about 300 seconds, at a temperature of between about 0 °C and about 500 °C.
- an optional thermal nitridation process is performed to further insert nitrogen atoms into vacancies and defects in the plasma nitridated high-k dielectric layer 306.
- the thermal nitridation process may include a thermal anneal process in an ammonia (NH3) ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOXTM chamber, available from Applied Materials, Inc., located in Santa Clara, Calif.
- the RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1 .
- the thermal nitridation process may be performed for between about 10 seconds and about 300 seconds, at a temperature of between about 700 °C and about 900 °C, and at a pressure of between about 10 Torr and 740 Torr.
- a post-nitridation anneal process is performed to passivate the remaining chemical bonds in the plasma nitridated high-k dielectric layer 306.
- the post-nitridation anneal process may include a spike thermal anneal process in a nitrogen (N2) and argon (Ar) ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOXTM chamber, available from Applied Materials, Inc., located in Santa Clara, Calif.
- the RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1.
- the post-nitridation anneal process may passivate metastable nitrogen bonds formed in the plasma nitridation process in operation 240 and crystallization of the amorphous high-k dielectric layer 306 may occur.
- the spike thermal anneal process may be performed for between about 1 second and about 30 seconds, at a temperature of between about 700 °C and about 850 °C, and at a pressure of between about 10 Torr and 740 Torr.
- a post-nitridation anneal and re-oxidation process is performed to simultaneously passivate the remaining chemical bonds in the high-k dielectric layer 306, as in operation 280, and thermally oxidize the substrate 302, as in operation 250.
- the post-nitridation anneal and reoxidation process in operation 290 is the same as the re-oxidation process in operation 250. Thus, the details of the post-nitridation anneal and re-oxidation process in operation 290 are omitted here.
- the systems and the methods of forming high-quality thin high-k dielectric material layers are provided.
- the properties of such high-K dielectric material layers may be well controlled.
- the nitridation processes in operations 260 and 270 may be controlled to provide a nitrogen incorporation in the high-k dielectric layer 306 of between about 3 atomic % and about 20 atomic%, to achieve a higher k -value than a higher nitrogen incorporation, and better structural stabilization than a lower nitrogen incorporation.
- the anneal processes in operations 240, 270, 280, and 290 may also be controlled to provide grains in the high-k dielectric layer 306 having a size larger than about 20 A, to reduce leakage currents through the high-k dielectric layer 306.
- FIG. 4 is a process flow diagram of a method 400 of forming a semiconductor structure 500 according to one or more implementations of the present disclosure.
- the operations of the method 400 may be performed in one or more chambers incorporated on multi-chamber processing system 100 as previously described.
- Method 400 may include one or more operations prior to the initiation of the stated method operations, including front end processing, deposition, etching, polishing, cleaning, or any other operations that may be performed prior to the described operations.
- the method may include a number of optional operations as denoted in the figure, which may or may not specifically be associated with the method according to the present technology. For example, many of the operations are described in order to provide a broader scope of the structural formation process, but are not critical to the technology, or may be performed by alternative methodology as will be discussed further below.
- Method 400 describes the operations shown schematically in FIGS. 5A-5F, the illustrations of which will be described in conjunction with the operations of method 400. It is to be understood that FIGS. 5A-5F illustrate only partial schematic views, and a substrate may contain any number of transistor sections and additional materials having aspects as illustrated in the figures.
- Method 2400 may involve optional operations to develop the semiconductor structure to a particular fabrication operation. Although in some embodiments method 400 may be performed on a base structure, in some embodiments the method may be performed subsequent other material formation.
- the semiconductor structure may represent a device 500 after certain processing has been completed.
- substrate 505 may be a planar material, or may be a structured device, which may include one or more materials configured as or defining posts, trenches, or other structures as would be understood are similarly encompassed by the present technology.
- Substrate 505 may include any number of materials including silicon or silicon-containing materials such as oxides, nitrides, and carbides of silicon, as well as any other materials that may be incorporated within a structure.
- substrate 505 may be or include silicon, or may include a surface amount of silicon formed over an additional material, such as silicon oxide, and which may be a reduced portion of the silicon oxide leaving a silicon exposed surface.
- substrate 505 may include a native oxide 510 as illustrate in FIG. 5A. The exposed material at a surface of substrate 505 may be etched, planarized, or otherwise processed to produce an intermittent pattern in some embodiments.
- device 500 may include a small section of a larger process integration that may include any number of additional sections that may be similar or different to the objects shown.
- Substrate 505 may be housed or positioned in a processing region of a semiconductor processing chamber, and method 400 may be performed to produce a semiconductor material on the substrate, such as a high-k dielectric material.
- the method 400 may begin with an annealing process in operation 405.
- the anneal process may comprise spike annealing a substrate in a hydrogen (H2) ambient at a temperature in a range of from 500 °C to 700 °C.
- the annealing 405 may include a spike thermal anneal process performed in a rapid thermal processing chamber, such as RADOXTM chamber, available from Applied Materials, Inc., located in Santa Clara, California.
- the RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 illustrated in FIG. 1.
- annealing 405 serves a different purpose compared to passivation annealing processes.
- annealing in an ambient atmosphere of hydrogen (H2) causes the hydrogen (H2) to react with the substrate surface, e.g., silicon (Si), before film deposition in order to smoothen the substrate surface 505.
- the hydrogen-silicon (H-Si) bonds are broken and hydrogen is de-passivated on purpose after a film is deposited. In standard passivation processes, on the other hand, hydrogen-silicon (H-Si bonding) is maintained at the end of process.
- method 400 may include removing a native oxide 510 (as in FIG. 5A) from the substrate 505 in operation 410.
- the removing a native oxide 410 may be or include flowing a fluorine-containing precursor and a hydrogen-containing precursor.
- Fluorine-containing precursors may be or include nitrogen trifluoride as well as any other fluorine-containing precursor.
- Hydrogen-containing precursors may be characterized by an amine group [-NH2], or other nitrogen-containing or hydrogen-containing group.
- hydrogen- containing precursors may be or include nitrogen-and-hydrogen-containing precursors, such as ammonia as one non-limiting example.
- the flowing may include flowing the fluorine-containing precursor and the hydrogen-containing precursor into a remote plasma region.
- the remote plasm region may be fluidly coupled to the substrate processing region.
- a plasma may be formed to produce plasma effluents.
- a flow rate of the fluorine-containing precursor and a flow rate of the hydrogen- containing precursor may be characterized by a hydrogen-to-fluorine atomic flow ratio of less than 1 :2.
- the native oxide 410 is removed by flowing the plasma effluents into the substrate processing region while forming solid by-products on the surface of the substrate. Without being bound to any particular theory, the flow may leave of a layer of fluorine on the substrate surface that promotes interface formation at operation 415 with the fluorine termination serving to enhance reliability.
- the solid by-products are sublimated by increasing a temperature of the substrate above a sublimation temperature of the solid by-products. After sublimation, the substrate 505 is free or substantially free of native oxide.
- the removing may be or include removing the native oxide to a depth of up to or about 20 A.
- Method 400 may include a SiConiTM etch in operation 410, which may be a remote plasma assisted dry etch process involving the simultaneous exposure of a substrate, such as substrate 505 of FIG. 5A, to H2, NF3, and/or NH3 plasma by products.
- Removing a native oxide in operation 410 may by an in-situ dry chemical process where the substrate surface may not be exposed to atmosphere or an oxygen-containing environment.
- Removing a native oxide in operation 410 may be performed in a first processing chamber in some embodiments of method 400.
- Method 400 may include transferring the substrate from the first processing chamber to a second processing chamber prior to forming a high-k dielectric material as in operation 420.
- Method 400 may include performing operations in one or more processing chambers without exposing the substrate surface to atmosphere or air.
- Method 400 may include maintaining a vacuum within system 100 during removing in operation 410. Maintaining an integrated vacuum may advantageously reduce surface contamination.
- the transferring may occur between one or more chambers on a single platform or may occur between chambers on multiple platforms. However, by utilizing a single platform, the avoidance of substrate exposure to an oxygen and/or moisture environment may be better secured.
- the method 400 may include delivering nitrous oxide and thermally annealing the substrate surface to form an oxide- containing interface in operation 415.
- the nitrous oxide 515 delivered to the substrate 505 as in FIG. 5B may help to control how much of the substrate 505, having a surface free of native oxide, may be oxidized to form the oxide-containing interface 520 as in FIG. 5C.
- Operation 415 may include a thermal based reaction using steam, such as an in situ steam generation (ISSG) process whereby oxidation takes place at a lower rate as compared with conventional thermal techniques utilizing hydrogen and/or oxygen.
- the nitrogen may serve as a carrier for oxygen and may not become part of the interface or substrate.
- the oxide-containing interface formed may be high quality and highly ordered, meaning a crystallographic structure free of or substantially free of defects. This may provide an interface 520 that may prevent nitrogen in subsequent operations, from accessing closely to the channel region, thus preventing leakage.
- the resultant oxide-containing interface may include silicon dioxide.
- the oxide-containing interface 520 formed may have a thickness of up to or about 5 A.
- Method 400 may include removal of a thicker native oxide in operation 410 that may be replaced in subsequent operations by a thinner oxide-containing interface 520. [0061]
- Method 400 may include delivering a pre-treatment precursor to the substrate.
- the pre-treatment precursor may be or include a nitrogen-containing precursor or an oxygen-containing precursor.
- the precursor may contact the substrate and may form or introduce reactive ligands on an exposed surface of the substrate, which is shown as ligands 520 in FIG. 5D.
- the present technology may utilize a pretreatment configured to produce an orderly growth of high-k dielectric material in subsequent operations.
- the substrate may be or include an exposed surface of silicon.
- the substrate 505 may itself be silicon or may be some other silicon-containing material that is reduced or modified to exhibit a silicon surface.
- an initial pre-treatment may include removing oxygen from a surface of the structure, such as with a hydrogen-containing precursor, for example.
- a thin, surface layer of silicon may then be exposed.
- silicon may provide improved base characteristics for receiving nitrogen-containing precursors relative to silicon oxide in some embodiments. This may afford a superior formation of certain high-k dielectric materials.
- the pre-treatment precursor may be or include any nitrogen-containing or oxygen-containing precursor.
- Oxygen-containing precursors may be characterized by a hydroxyl group [-OH], which may be incorporated on the surface of substrate 505.
- Nitrogen-containing precursors may be characterized by an amine group [-NH2], or other nitrogen-containing group.
- nitrogen-containing precursors may be or include nitrogen-and-hydrogen-containing precursors, such as ammonia as one non-limiting example, or nitrogen-and-oxygen-containing precursors, or any other precursor including nitrogen.
- the surface terminations in some embodiments may be or include a hydroxyl group or an amine-group-terminated surface.
- Method 400 may then include forming a high-k dielectric material overlying the substrate at operation 420.
- the present technology may encompass any formation or deposition of the high-k material, although in some embodiments formation operation 420 may be or include an atomic layer deposition, or any other atomic layer deposition chamber.
- the formation may be performed directly after pre-treating the substrate surface and may be performed in the same chamber as the pre-treatment or in an additional chamber, such as an additional chamber incorporated on the same system, such as system 100.
- vacuum conditions may be maintained while the substrate is transferred from the pre-treatment chamber to the deposition or formation chamber, which may limit exposure of the substrate to air.
- a metal-containing precursor may be delivered to the substrate to react with the pretreated surface.
- a transition-metal-containing precursor, a poor-metal-containing precursor, or a lanthanide-metal-containing precursor may be delivered to the processing chamber to interact with the reactive ligands exposed on the substrate from the pre-treatment.
- An oxygen-containing precursor may then be delivered in a second operation, such as subsequent a purge of the metal-containing precursor. This may produce an oxide layer by atomic layer deposition, such as layer 530a as illustrated in FIG. 5E.
- a hafnium-containing precursor may be delivered in a first operation and an oxidant may be delivered in a second operation for producing a hafnium oxide film.
- Additional metal-containing precursors may include zirconium-containing precursors for producing zirconium-containing materials, as well as any other number of metal- containing precursors for producing additional metal oxide structures.
- the precursors may be or include halogen-containing precursors, oxygen-containing precursors, hydrogen- containing precursors, or carbon-containing precursors in any of which hafnium is incorporated.
- any oxygen-containing precursor may be used that may react with the metal-containing materials.
- the oxygen-containing precursor may be or include water, diatomic oxygen, ozone, a hydroxyl-containing precursor or alcohol, nitrogen-and oxygen-containing precursors, plasma-enhanced oxygen including locally or remotely enhanced oxygen, or any other material including oxygen that may be incorporated with the metal, such as hafnium, to produce a metal oxide material layer overlying the substrate.
- any of the metal-containing materials noted above may be used in embodiments of the present technology, and may include any of the grouped metals, which may include, and may not be limited to, hafnium, zirconium, silicon, lanthanum, aluminum, titanium, strontium, or combinations of these materials, such as, for example, hafnium silicate.
- the structure of the metal-containing material can be formed or deposited in an ordered way to produce a more uniform grain structure. This may be produced by forming the reactive ligands of the pre-treatment precursor over a more structured surface material, such as silicon. Additionally, by performing the pre treatment exposure at certain conditions, additional improvements may be afforded. [0068]
- the pre-treatment may be performed at a temperature configured to activate the precursor and/or the surface of the substrate. For example, in a situation in which a nitrogen- and hydrogen-containing precursor may be used as the pre treatment precursor, the substrate may be maintained at a temperature greater than or about 300 °C while delivering the precursor.
- a pre-treatment with an oxygen-containing precursor may also be performed while maintaining a substrate temperature greater than or about 300 °C.
- the substrate may also be maintained at a temperature greater than or about 400 °C, greater than or about 500 °C, greater than or about 600 °C, greater than or about 700 °C, greater than or about 800 °C, or greater.
- temperature for the pre-treatment decreases below or about 500 °C, the effectiveness may be reduced.
- temperatures are increased above or about 700 °C, nucleation may not be improved, and excess precursor may be incorporated on the surface, which may degrade the mobility of the device. Consequently, in some embodiments the temperature may be maintained between about 500 °C and about 700 °C during the pre-treatment.
- exposure time may affect the amount of nitrogen-containing precursor incorporation, and thus to limit mobility losses of the produced device, the precursor exposure may be less than or about 3 minutes, and in some embodiments the exposure time may be less than or about 2.5 minutes, less than or about 2 minutes, less than or about 1.5 minutes, less than or about 1 minute, less than or about 45 seconds, less than or about 30 seconds, less than or about 15 seconds, or less.
- the formation may be performed.
- the formation, including atomic layer formation may be performed at any temperature, although in some embodiments atomic layer deposition may be performed at a temperature below or about the temperature at which the pre treatment is performed, regardless of whether the operations are performed in the same or different chambers.
- the atomic layer deposition may be performed at a second temperature relative to the pre-treatment temperature, and the formation temperature may be less than or about 500 °C in embodiments and may be less than or about 450 °C, less than or about 400 °C, less than or about 350 °C, less than or about 300 °C, less than or about 250 °C, or less.
- one or more posttreatments may be performed.
- the substrate may be transferred from the deposition chamber to another chamber or set of chambers for post-treating the materials. Similar to that explained above, the transfer may occur on a single processing system having multiple chambers, and thus the transfer from or between any of these chambers may be performed while maintaining vacuum conditions.
- Method 400 may then include one or more additional post-treatment operations.
- the post-treatment operations may include one or more operations performed in one or more chambers, including multiple chambers on the same cluster tool.
- Post-treatment operations may include an oxidation, a nitridation 430, and/or a thermal anneal 425.
- the pre-treatment operation may be performed to provide sufficient terminal moieties to afford the uniform growth described previously, while limiting excess precursor from being incorporated with the substrate.
- an incorporated nitrogen interface may reduce mobility of the produced transistor, or how quickly a carrier can move through the structure.
- the pre-treatment described above may further improve scaling of high-k films, if not controlled, the pre-treatment may actually degrade device mobility.
- one post treatment may include oxidizing the formed high-k material with a second oxygen- containing precursor relative to a first oxygen-containing precursor that may be used in the pre-treatment operation.
- an oxidation operation utilizing any of the above-noted oxygen-containing precursors may be performed to further oxidize the film after formation.
- the deposition or formation of the high-k film may produce a porous film, or a film including vacancies in the structure.
- oxygen species may permeate the film filling vacancies as illustrated by layer 530b, as well as producing an oxide material at the interface of the high-k material, such as optional layer 520 if not formed in previous operations described above. This may improve the underlying interface from the amine terminal groups, which may increase the mobility performance of the device.
- the oxidation operation may be performed for a limited time period and may be performed within any of the previously noted time ranges.
- Post-treatment operation 430 may include further contacting the substrate with a second nitrogen-containing precursor relative to the pre-treatment nitrogen- containing precursor, when used.
- the second nitrogen-containing precursor may include any nitrogen-containing precursor described above, and may include nitrogen gas, as well as any nitrogen-containing precursor noted elsewhere.
- the second nitrogen-containing precursor may include a plasma-activated or enhanced nitrogen- containing precursor, a thermally-activated nitrogen, or some other nitrogen precursor, which may allow nitrogen radicals or nitrogen atoms to be incorporated within the high-k structure, which may stabilize the film or settle the film towards an equilibrium state.
- the nitridation may not increase a thickness of an underlying layer, such as silicon oxide, and may also slightly increase the k-value of the produced film.
- Nitrogen incorporation may be controlled to limit the incorporation in the film, in order to maintain the structural and electrical properties.
- a post-treatment nitridation may incorporate less than or about 20 atomic% nitrogen at a surface region of the high-k film, and may incorporate less than or about 15 atomic% nitrogen, less than or about 10 atomic% nitrogen, less than or about 8 atomic% nitrogen, less than or about 6 atomic% nitrogen, less than or about 4 atomic% nitrogen, less than or about 2 atomic% nitrogen, or less.
- an incorporation between about 3 atomic% and about 7 atomic% may maintain a higher k-value than higher nitrogen incorporation and may better stabilize the film than lower nitrogen incorporation.
- surface region may be meant an exposed surface of the material, although the nitrogen incorporation may extend to any distance within the film, and may be consistent, or form a reducing gradient through the material.
- a post-treatment oxidation or nitridation may be performed at any of the temperatures noted previously, although in some embodiments the post-treatment oxidation and/or nitridation may be performed at a temperature range below or about 500 °C, and may be performed at a temperature range below or about 400 °C, below or about 300 °C, below or about 200 °C, below or about 100 °C, or less depending on the operation being performed.
- a post-treatment anneal 425, 435 may be performed subsequent any of the operations, including any of the noted post-treatment operations.
- the post-treatment anneal may be performed in any chamber in which a previous operation is performed, or may involve transfer to a different chamber, such as one configured to perform a rapid thermal anneal process, for example. Again, the chamber may be incorporated on the same platform as other chambers, which may allow a transfer between chambers while maintaining vacuum conditions.
- the post-treatment anneal may further align the film bonding and further stabilize the film.
- the posttreatment anneal may be performed at a third temperature relative to the fist temperature, where the third temperature may be above or about the first temperature.
- the post-treatment anneal may be performed at a temperature above or about 400 °C, and in embodiments may be performed at a temperature above or about 500 °C, above or about 600 °C, above or about 700 °C, above or about 800 °C, above or about 900 °C, or higher.
- improved high-k materials may be produced.
- the layer of high-k material may be produced to any thickness including up to or about several nanometers. However, due to the preferred grain structure produced by the present technology, thinner effective oxide thickness may be produced without loss to gate leakage performance.
- High-k materials produced according to the present technology may be characterized by k-values greater than or about 10 and may be characterized by k-values greater than or about 15, greater than or about 20, greater than or about 21 , greater than or about 22, greater than or about 23, greater than or about 24, greater than or about 25, or greater.
- gate leakage currents associated with the film may be less than or about one tenth of the gate leakage current of a similar thickness film of silicon oxide, and the gate leakage currents may be less than or about one hundredth of the gate leakage current of a similar thickness film of silicon oxide, less than or about one thousandth of a similar thickness film of silicon oxide, less than or about 1/5,000 of a similar thickness film of silicon oxide, less than or about 1/10,000 of a similar thickness film of silicon oxide, less than or about 1/20,000 of a similar thickness film of silicon oxide, less than or about 1/50,000 of a similar thickness film of silicon oxide, less than or about 1/100,000 of a similar thickness film of silicon oxide, or less.
- formed films having a beneficial morphology may be produced, which may enhance the electrical characteristics of the film compared to conventional technologies.
- FIG. 6 is a process flow diagram of a method 600 of forming a semiconductor structure 700 according to one or more implementations of the present disclosure.
- FIGS. 7A and 7B are cross-sectional views of a portion of the semiconductor structure 700 corresponding to various states of the method 600. It should be understood that FIGS. 7A and 7B illustrate only partial schematic views of the semiconductor structure 700, and the semiconductor structure 700 may contain any number of transistor sections and additional materials having aspects as illustrated in the figures. It should also be noted although the method steps illustrated in FIG. 6 are described sequentially, other process sequences that include one or more method steps that have been omitted and/or added, and/or has been rearranged in another desirable order, fall within the scope of the embodiments of the disclosure provided herein.
- the method 600 begins with an annealing process in operation 605.
- the anneal process may comprise spike annealing a substrate in a hydrogen (H2) ambient at a temperature in a range of from 500 °C to 700 °C.
- the annealing 605 may include a spike thermal anneal process performed in a rapid thermal processing chamber, such as RADOXTM chamber, available from Applied Materials, Inc., located in Santa Clara, California.
- the RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 illustrated in FIG. 1.
- annealing 605 serves a different purpose compared to passivation annealing processes.
- annealing in an ambient atmosphere of hydrogen (H2) causes the hydrogen (H2) to react with the substrate surface, e.g., silicon (Si), before film deposition in order to smoothen the substrate surface 702.
- the hydrogen-silicon (H-Si) bonds are broken and hydrogen is de-passivated on purpose after a film is deposited.
- H-silicon H-Si bonding
- a pre-clean process in operation 610 to pre-clean the surface of the substrate 702 is performed.
- the pre clean process may oxidize the surface of the substrate 702 through use of an ozone (O3) process or a wet process using a solution, such as a Standard Clean 1 (SC1) solution including NFUOH (ammonium hydroxide), H2O2 (hydrogen peroxide), and H2O (water), or a dry etch process, for example, a SiConiTM remote plasma assisted dry etch process, in which the surface of the substrate 702 is exposed to N2, NF3, and NH3 plasma by-products.
- SC1 Standard Clean 1
- the pre-clean process may be performed in a preclean chamber, such as the processing chamber 122 or 120 shown in FIG. 1 .
- the pre-clean process 610 may occur prior to annealing 605.
- a deposition process is performed to deposit a high-k dielectric layer 704 on the exposed surface of the semiconductor structure 700.
- the high-K dielectric layer 704 may be formed of high-k dielectric material, such as hafnium dioxide (Hf02), zirconium dioxide (Zr02), ytterbium oxide (Y2O3), or aluminum oxide (AI2O3).
- the deposition process may include an atomic layer deposition (ALD) process, in which a metal-containing precursor and an oxygen-containing precursor are alternately delivered to the exposed surface of the semiconductor structure 700. In some embodiments, the metal-containing precursor is purged prior to delivering the oxygen-containing precursor.
- ALD atomic layer deposition
- the metal may be a transition metal, such as hafnium (Hf), zirconium (Zr), or titanium (Ti), a rare-earth metal, such as lanthanum (La), ytterbium (Yb), or yttrium (Y), an alkaline earth metal, such as strontium (Sr), or other metal such as aluminum (Al).
- a transition metal such as hafnium (Hf), zirconium (Zr), or titanium (Ti)
- a rare-earth metal such as lanthanum (La), ytterbium (Yb), or yttrium (Y)
- an alkaline earth metal such as strontium (Sr)
- Al aluminum
- any oxygen-containing precursor may be used that may react with the metal.
- the oxygen-containing precursor may be or include water, diatomic oxygen, ozone, a hydroxyl-containing precursor or alcohol, nitrogen-and-oxygen-containing precursors, plasma-enhanced oxygen including locally or remotely enhanced oxygen, or any other material including oxygen that may be incorporated with the metal to produce a layer of an oxide of the metal over the substrate 702.
- the metal containing precursor is hafnium tetrachloride (HfCL) and the oxidant is water (H2O) to form a hafnium dioxide (Hf02) layer.
- the ALD process may be performed at a temperature of between about 200 °C and about 400 °C, for example, about 270 °C.
- the high-k dielectric layer 704, as deposited by the ALD process, may be amorphous and have a thickness of between about 10 A and about 30 A.
- the deposition process may be performed in a processing chamber, such as the processing chamber 120, 122, 124, 126, 128, or 130 shown in FIG. 1.
- a re-oxidation process is performed to thermally oxidize the substrate 702.
- the reoxidation process may include a thermal anneal process in an oxygen (O2), nitrous oxide (N2O), and H2 ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOXTM chamber, available from Applied Materials, Inc., located in Santa Clara, Calif.
- the RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1.
- the re oxidation process in operation 630 may thermally oxidize the underlying layer through the high-K dielectric layer 704 and form an interfacial layer 706 on the substrate 702 near the interface with the high-k dielectric layer 704.
- the re-oxidation process may be performed for between about 1 second and about 30 seconds, at a temperature of between about 400 °C and about 900 °C, and at a pressure of between about 0.01 Torr and 100 Torr.
- a plasma nitridation process is performed to insert nitrogen atoms into vacancies and defects in the high-k dielectric layer 704.
- the plasma nitridation process may be a decoupled plasma nitridation (DPN) process performed in a DPN chamber such as CENTURA® DPN chamber, available from Applied Materials, Inc., located in Santa Clara, Calif.
- DPN chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1.
- the plasma nitridation process exposes the high-k dielectric layer 704 to nitrogen plasma, which may allow nitrogen radicals or nitrogen atoms to be incorporated within the high-K dielectric layer 704, throughout the thickness of the high-k dielectric layer 704.
- nitrogen atoms may form metastable bonds with oxygen (O).
- Gases that may be used in the plasma process include nitrogen containing gas, such as nitrogen (N2), ammonia (NH3), or mixtures thereof.
- the nitrogen gas is ammonia (NH3) mixed with about 3 % to about 8 % of nitrogen (N2).
- the plasma nitridation process may not change a thickness of the high- K dielectric layer 704 as a result of the nitrogen incorporation to vacancies and defects in the as-deposited high-k dielectric layer 704.
- the nitridation process may be performed for between about 10 seconds and about 300 seconds, at a temperature of between about 0 °C and about 500 °C.
- an optional thermal nitridation process is performed to further insert nitrogen atoms into vacancies and defects in the plasma nitridated high-k dielectric layer 704.
- the thermal nitridation process may include a thermal anneal process in an ammonia (NH3) ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOXTM chamber, available from Applied Materials, Inc., located in Santa Clara, Calif.
- RTP rapid thermal processing
- the RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1 .
- the thermal nitridation process may be performed for between about 10 seconds and about 300 seconds, at a temperature of between about 700 °C and about 900 °C, and at a pressure of between about 10 Torr and 740 Torr.
- a post-nitridation anneal process is performed to passivate the remaining chemical bonds in the plasma nitridated high-k dielectric layer 704.
- the post-nitridation anneal process may include a spike thermal anneal process in a nitrogen (N2) and argon (Ar) ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOXTM chamber, available from Applied Materials, Inc., located in Santa Clara, Calif.
- the RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1.
- the post-nitridation anneal process may passivate metastable nitrogen bonds formed in the plasma nitridation process in operation 640 and crystallization of the amorphous high-k dielectric layer 704 may occur.
- the spike thermal anneal process may be performed for between about 1 second and about 30 seconds, at a temperature of between about 700 °C and about 850 °C, and at a pressure of between about 10 Torr and 740 Torr.
- the systems and the methods of forming high-quality thin high-k dielectric material layers are provided.
- the properties of such high-K dielectric material layers may be well controlled.
- the nitridation process in operations 640 may be controlled to provide a nitrogen incorporation in the high-k dielectric layer 704 of between about 3 atomic % and about 20 atomic%, to achieve a higher k-value than a higher nitrogen incorporation, and better structural stabilization than a lower nitrogen incorporation.
- the anneal process in operations 660 may also be controlled to provide grains in the high-k dielectric layer 704 having a size larger than about 20 A, to reduce leakage currents through the high- K dielectric layer 704.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Ceramic Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Formation Of Insulating Films (AREA)
- Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
- Lifting Devices For Agricultural Implements (AREA)
Abstract
A method of forming a semiconductor structure includes annealing a surface of a substrate in an ambient of hydrogen to smooth the surface, pre-cleaning the surface of the substrate, depositing a high-κ dielectric layer on the pre-cleaned surface of the substrate, performing a re-oxidation process to thermally oxidize the surface of the substrate; performing a plasma nitridation process to insert nitrogen atoms in the deposited high-κ dielectric layer, and performing a post-nitridation anneal process to passivate chemical bonds in the plasma nitridated high-κ dielectric layer.
Description
TREATMENTS TO IMPROVE DEVICE PERFORMANCE
TECHNICAL FIELD
[0001] Embodiments of the present disclosure generally relate to semiconductor devices, systems, processes, equipment, and fabrication. More particularly, embodiments relate to treatments to enhance device performance in gate structures.
BACKGROUND
[0002] As metal-oxide-semiconductor field-effect transistors (MOSFETs) have decreased in size to achieve high device performance and low power consumption, the thickness of a traditional silicon dioxide (S1O2) gate dielectric has decreased to its physical limit. As a result, replacing the silicon dioxide gate dielectric with a high-k dielectric material has been inevitable to achieve further scaling. Among various high- K dielectric materials, hafnium oxide (Hf02) has been applied since the 45 nm MOSFET technology node due to its high dielectric constant and superior thermal stability on a silicon substrate. However, for further scaling of equivalent oxide thickness (EOT) for the 32 nm MOSFET technology node and beyond, simply decreasing the thickness of a high-k dielectric material layer is problematic due to an increase of leakage current through the high-k dielectric material layer.
[0003] Thus, there is a need for systems and methods that can be used to form thin (e.g., EOT less than 1 nm) high-k dielectric material layers having chemical structures that can be controlled to ensure desired structural and electrical properties.
SUMMARY
[0004] One or more embodiments of the disclosure are directed to methods of forming a semiconductor device. In one or more embodiments, the method comprises: annealing a surface of a substrate to form a smooth surface; pre-cleaning the smooth surface to form a pre-cleaned surface; depositing a high-k dielectric layer on the pre-cleaned surface; performing a re-oxidation process to thermally oxidize the substrate; performing a plasma nitridation process to insert nitrogen atoms in the high- K dielectric layer to form a plasma nitridated high-k dielectric layer; and performing a
post-nitridation anneal process to passivate chemical bonds in the plasma nitridated high-K dielectric layer.
[0005] One or more embodiments of the disclosure are directed to methods of forming a semiconductor device. In one or more embodiments, the method comprises: annealing a surface of a substrate to form a smooth surface; forming a high-K dielectric layer on the surface of the substrate; performing a re-oxidation process to thermally oxidize the surface of the substrate; performing a plasma nitridation process to insert nitrogen atoms in the high-k dielectric layer to form a plasma nitridated high-k dielectric layer; and performing a post-nitridation anneal process to passivate chemical bonds in the plasma nitridated high-k dielectric layer. [0006] Other embodiments of the disclosure are directed to processing systems. In one or more embodiments, a processing system comprises: a first processing chamber; a second processing chamber; a third processing chamber; a fourth processing chamber; a fifth processing chamber; and a system controller, the system controller configured to: anneal a surface of a substrate to form a smooth surface in the first processing chamber; deposit a high-k dielectric layer on the surface of the substrate in the second processing chamber; expose the deposited high-k dielectric layer to nitrogen plasma to form a plasma nitridated high-k dielectric layer in the third processing chamber; perform a re-oxidation process to thermally oxidize the surface of the substrate in the fourth processing chamber; and anneal the plasma nitridated high-K dielectric layer in the fifth processing chamber, wherein the substrate is transferred among the first, second, third, fourth, and fifth processing chambers without breaking vacuum environment in the processing system.
BRIEF DESCRIPTION OF THE DRAWINGS
[0007] So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure may admit to other equally effective embodiments. [0008] FIG. 1 is a schematic top-view diagram of an example multi-chamber processing system according to one or more embodiments;
[0009] FIG. 2 is a process flow diagram of a method of forming a semiconductor structure according to one or more embodiments;
[0010] FIGS. 3A and 3B are schematic views of a semiconductor structure according to one or more embodiments;
[0011] FIG. 4 illustrates a process flow diagram of a method of forming a semiconductor structure according to one or more embodiments;
[0012] FIGS. 5A-5F illustrate schematic cross-sectional views of exemplary substrates according to one or more embodiments; [0013] FIG. 6 is a process flow diagram of a method of forming a semiconductor structure according to one or more embodiments; and
[0014] FIGS. 7A and 7B are schematic views of a semiconductor structure according to one or more embodiments.
[0015] To facilitate understanding, identical reference numerals have been used, when possible, to designate elements that are common to the figures. It is contemplated that elements and features of one embodiment may be beneficially incorporated in other embodiments without further recitation. DETAILED DESCRIPTION
[0016] Before describing several exemplary embodiments of the disclosure, it is to be understood that the disclosure is not limited to the details of construction or
process steps set forth in the following description. The disclosure is capable of other embodiments and of being practiced or being carried out in various ways.
[0017] As gate structures scale to smaller dimensions, new material structures are being sought to provide improvements. The use of high-k dielectric materials increases the dielectric constant of the gate structure over conventional gate structures that utilize materials such as silicon oxide. However, similar to silicon oxide, as the thickness of a gate structure is reduced, leakage currents increase. For example, gate leakage increases as the effective oxide thickness decreases. Hence, the inverse relationship between gate leakage and effective oxide thickness may form a limit on the performance of the transistor and the device produced.
[0018] High-K dielectric materials may provide greater channel mobility over silicon oxide at similar thicknesses. As the industry continues to seek lower effective oxide thicknesses without increased gate leakage, efforts to maximize a dielectric constant (also referred to as “k-value”) of known high-k materials are reaching limits due to morphological characteristics. Conventional technologies have struggled to overcome natural characteristics of high-k materials, which may set an upper limit in the k-value, and subsequent device remodeling in attempts to incorporate new films.
[0019] The embodiments described herein provide systems and methods for improving the characteristics of high-k dielectric materials. By producing high-k dielectric materials exhibiting a specific morphology or a grain structure, higher dielectric constants and subsequent improved device performance may be enabled. In order to control grain formation in exemplary devices, treatments may be performed to provide activated substrate surfaces that can induce a specific grain growth, as well as to stabilize films after formation, which may result in a higher dielectric constant. [0020] The embodiments described herein provide a hydrogen annealing process that smooths the surface of a substrate, e.g., silicon, before film deposition. During later high temperature anneal processes, the hydrogen-silicon bonds are broken, and the hydrogen is depassivated. This differs from standard hydrogen passivation processes, wherein hydrogen-silicon bonding is maintained through the formation of the final device.
[0021] As used in this specification and the appended claims, the term “substrate” refers to a surface, or portion of a surface, upon which a process acts. It will also be
understood by those skilled in the art that reference to a substrate can also refer to only a portion of the substrate unless the context clearly indicates otherwise. Additionally, reference to depositing on a substrate can mean both a bare substrate and a substrate with one or more films or features deposited or formed thereon.
[0022] A "substrate" as used herein, refers to any substrate or material surface formed on a substrate upon which film processing is performed during a fabrication process. For example, a substrate surface on which processing can be performed include materials such as silicon, silicon oxide, strained silicon, silicon on insulator (SOI), carbon doped silicon oxides, amorphous silicon, doped silicon, germanium, gallium arsenide, glass, sapphire, and any other materials such as metals, metal nitrides, metal alloys, and other conductive materials, depending on the application. Substrates include, without limitation, semiconductor wafers. Substrates may be exposed to a pretreatment process to polish, etch, reduce, oxidize, hydroxylate, anneal and/or bake the substrate surface. In addition to film processing directly on the surface of the substrate itself, in the present disclosure, any of the film processing steps disclosed may also be performed on an under-layer formed on the substrate as disclosed in more detail below, and the term "substrate surface" is intended to include such under-layer as the context indicates. Thus, for example, where a film/layer or partial film/layer has been deposited onto a substrate surface, the exposed surface of the newly deposited film/layer becomes the substrate surface.
[0023] As used in this specification and the appended claims, the terms “precursor”, “reactant”, “reactive gas” and the like are used interchangeably to refer to any gaseous species that can react with the substrate surface.
[0024] FIG. 1 is a schematic top-view diagram of an example of a multi-chamber processing system 100 according to some examples of the present disclosure. The processing system 100 generally includes a factory interface 102, load lock chambers 104, 106, transfer chambers 108, 110 with respective transfer robots 112, 114, holding chambers 116, 118, and processing chambers 120, 122, 124, 126, 128, 130. As detailed herein, wafers in the processing system 100 can be processed in and transferred between the various chambers without exposing the wafers to an ambient environment exterior to the processing system 100 (e.g., an atmospheric ambient environment such as may be present in a fab). For example, the wafers can be
processed in and transferred between the various chambers in a low pressure ( e.g ., less than or equal to about 300 Torr) or vacuum environment without breaking the low pressure or vacuum environment between various processes performed on the wafers in the processing system 100. Accordingly, the processing system 100 may provide for an integrated solution for some processing of wafers.
[0025] Examples of a processing system that may be suitably modified in accordance with the teachings provided herein include the Endura®, Producer® or Centura® integrated processing systems or other suitable processing systems commercially available from Applied Materials, Inc., located in Santa Clara, California. It is contemplated that other processing systems (including those from other manufacturers) may be adapted to benefit from aspects described herein.
[0026] In the illustrated example of FIG. 1 , the factory interface 102 includes a docking station 140 and factory interface robots 142 to facilitate transfer of wafers. The docking station 140 is configured to accept one or more front opening unified pods (FOUPs) 144. In some examples, each factory interface robot 142 generally comprises a blade 148 disposed on one end of the respective factory interface robot 142 configured to transfer the wafers from the factory interface 102 to the load lock chambers 104, 106.
[0027] The load lock chambers 104, 106 have respective ports 150, 152 coupled to the factory interface 102 and respective ports 154, 156 coupled to the transfer chamber 108. The transfer chamber 108 further has respective ports 158, 160 coupled to the holding chambers 116, 118 and respective ports 162, 164 coupled to processing chambers 120, 122. Similarly, the transfer chamber 110 has respective ports 166, 168 coupled to the holding chambers 116, 118 and respective ports 170, 172, 174, 176 coupled to processing chambers 124, 126, 128, 130. The ports 154, 156, 158, 160, 162, 164, 166, 168, 170, 172, 174, 176 can be, for example, slit valve openings with slit valves for passing wafers therethrough by the transfer robots 112, 114 and for providing a seal between respective chambers to prevent a gas from passing between the respective chambers. Generally, any port is open for transferring a wafer therethrough. Otherwise, the port is closed.
[0028] The load lock chambers 104, 106, transfer chambers 108, 110, holding chambers 116, 118, and processing chambers 120, 122, 124, 126, 128, 130 may be
fluidly coupled to a gas and pressure control system (not specifically illustrated). The gas and pressure control system can include one or more gas pumps (e.g., turbo pumps, cryo-pumps, roughing pumps), gas sources, various valves, and conduits fluidly coupled to the various chambers. In operation, a factory interface robot 142 transfers a wafer from a FOUP 144 through a port 150 or 152 to a load lock chamber 104 or 106. The gas and pressure control system then pumps down the load lock chamber 104 or 106. The gas and pressure control system further maintains the transfer chambers 108, 110 and holding chambers 116, 118 with an interior low pressure or vacuum environment (which may include an inert gas). Hence, the pumping down of the load lock chamber 104 or 106 facilitates passing the wafer between, for example, the atmospheric environment of the factory interface 102 and the low pressure or vacuum environment of the transfer chamber 108.
[0029] With the wafer in the load lock chamber 104 or 106 that has been pumped down, the transfer robot 112 transfers the wafer from the load lock chamber 104 or 106 into the transfer chamber 108 through the port 154 or 156. The transfer robot 112 is then capable of transferring the wafer to and/or between any of the processing chambers 120, 122 through the respective ports 162, 164 for processing and the holding chambers 116, 118 through the respective ports 158, 160 for holding to await further transfer. Similarly, the transfer robot 114 is capable of accessing the wafer in the holding chamber 116 or 118 through the port 166 or 168 and is capable of transferring the wafer to and/or between any of the processing chambers 124, 126, 128, 130 through the respective ports 170, 172, 174, 176 for processing and the holding chambers 116, 118 through the respective ports 166, 168 for holding to await further transfer. The transfer and holding of the wafer within and among the various chambers can be in the low pressure or vacuum environment provided by the gas and pressure control system.
[0030] The processing chambers 120, 122, 124, 126, 128, 130 can be any appropriate chamber for processing a wafer. In some embodiments, the processing chamber 120 can be capable of performing an annealing process, the processing chamber 122 can be capable of performing a cleaning process, and the processing chambers 124, 126, 128, 13o can be capable of performing epitaxial growth processes. In some examples, the processing chamber 122 can be capable of
performing a cleaning process, the processing chamber 120 can be capable of performing an etch process, and the processing chambers 124, 126, 128, 130 can be capable of performing respective epitaxial growth processes. The processing chamber 122 may be a SiCoNi™ Preclean chamber available from Applied Materials of Santa Clara, Calif. The processing chamber 120 may be a Selectra™ Etch chamber available from Applied Materials of Santa Clara, Calif.
[0031] A system controller 190 is coupled to the processing system 100 for controlling the processing system 100 or components thereof. For example, the system controller 190 may control the operation of the processing system 100 using a direct control of the chambers 104, 106, 108, 116, 118, 110, 120, 122, 124, 126, 128, 130 of the processing system 100 or by controlling controllers associated with the chambers 104, 106, 108, 116, 118, 110, 120, 122, 124, 126, 128, 130. In operation, the system controller 190 enables data collection and feedback from the respective chambers to coordinate performance of the processing system 100.
[0032] The system controller 190 generally includes a central processing unit (CPU) 192, memory 194, and support circuits 196. The CPU 192 may be one of any form of a general-purpose processor that can be used in an industrial setting. The memory 194, or non-transitory computer-readable medium, is accessible by the CPU 192 and may be one or more of memory such as random-access memory (RAM), read only memory (ROM), floppy disk, hard disk, or any other form of digital storage, local or remote. The support circuits 196 are coupled to the CPU 192 and may comprise cache, clock circuits, input/output subsystems, power supplies, and the like. The various methods disclosed herein may generally be implemented under the control of the CPU 192 by the CPU 192 executing computer instruction code stored in the memory 194 (or in memory of a particular process chamber) as, for example, a software routine. When the computer instruction code is executed by the CPU 192, the CPU 192 controls the chambers to perform processes in accordance with the various methods.
[0033] Other processing systems can be in other configurations. For example, more or fewer processing chambers may be coupled to a transfer apparatus. In the illustrated example, the transfer apparatus includes the transfer chambers 108, 110 and the holding chambers 116, 118. In other examples, more or fewer transfer
chambers ( e.g ., one transfer chamber) and/or more or fewer holding chambers (e.g., no holding chambers) may be implemented as a transfer apparatus in a processing system.
[0034] FIG. 2 is a process flow diagram of a method 200 of forming a semiconductor structure 300 according to one or more implementations of the present disclosure. FIGS. 3A and 3B are cross-sectional views of a portion of the semiconductor structure 300 corresponding to various states of the method 200. It should be understood that FIGS. 3A and 3B illustrate only partial schematic views of the semiconductor structure 300, and the semiconductor structure 300 may contain any number of transistor sections and additional materials having aspects as illustrated in the figures. It should also be noted although the method steps illustrated in FIG. 2 are described sequentially, other process sequences that include one or more method steps that have been omitted and/or added, and/or has been rearranged in another desirable order, fall within the scope of the embodiments of the disclosure provided herein.
[0035] The method 200 begins with an annealing process in operation 205. The anneal process may comprise spike annealing a substrate in a hydrogen (H2) ambient at a temperature in a range of from 500 °C to 700 °C. The annealing 205 may include a spike thermal anneal process performed in a rapid thermal processing chamber, such as RADOX™ chamber, available from Applied Materials, Inc., located in Santa Clara, California. The RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 illustrated in FIG. 1. Without intending to be bound by theory, it is thought that spike annealing the surface of the substrate 302 in an atmosphere of hydrogen (H2) results in a smooth substrate surface 302 prior to film deposition, allowing for better channel mobility. In one or more embodiments, annealing 205 serves a different purpose compared to passivation annealing processes. In one or more embodiments, annealing in an ambient atmosphere of hydrogen (H2) causes the hydrogen (H2) to react with the substrate surface, e.g., silicon (Si), before film deposition in order to smoothen the substrate surface 302. In one or more embodiments, in subsequent high temperature annealing steps, the hydrogen-Silicon (H-Si) bonds are broken, and hydrogen is de-passivated on purpose after a film is
deposited. In standard passivation processes, on the other hand, hydrogen-silicon (H-Si bonding) is maintained at the end of process.
[0036] In some embodiments, after annealing 205, a pre-clean process in operation 210 to pre-clean the surface of the substrate 302 is performed. The pre clean process may include ozone (O3) pre-clean or oxidizing the surface of the substrate 302 by a wet process using a solution, such as a Standard Clean 1 (SC1) solution including NF OH (ammonium hydroxide), H2O2 (hydrogen peroxide), and H2O (water), or a dry etch process, for example, a SiConi™ remote plasma assisted dry etch process, in which the surface of the substrate 302 is exposed to N2, NF3, and NH3 plasma by-products. In specific embodiments, after hydrogen (H2) anneal, a pre clean process 210 comprises an ozone (O3) pre-clean or an SC1 wet process to pre clean the surface of the substrate 302. The pre-clean process may be performed in a preclean chamber, such as the processing chamber 122 or 120 shown in FIG. 1 . [0037] While not illustrated in FIG. 2, in some embodiments, the pre-clean process 210 may occur prior to annealing 205.
[0038] In operation 220, an interface formation process is performed to form an interfacial layer 304 on the pre-cleaned surface of the substrate 302, as shown in FIG. 3A. The interface formation process may include a suitable thermal oxidation process, such as an enhanced in-situ steam generation (elSSG) process utilizing nitrous oxide (N2O) gas. The interfacial layer 304 formed in operation 220 is a thin amorphous silicon oxide (S1O2) layer, having a thickness of between about 3 A and about 10 A, for example, about 5 A, corresponding to one or more monolayers of silicon oxide. In some embodiments, the interfacial layer 304 may be formed by an in-situ steam generation (ISSG) process utilizing H2 and O2 gases, or a rapid thermal oxidation (RTO) process utilizing NH3 and O2 gases. The interfacial layer 304 may act as a nucleation layer of a high-k dielectric material layer to be deposited thereon and improve quality (e.g., such as interface state density, accumulation capacitance, frequency dispersion, and leakage current) of the interface between the substrate 302 and the high-k dielectric material layer. The interface formation process may be performed in a processing chamber, such as the processing chamber 120, 122, 124, 126, 128, or 130 shown in FIG 1 .
[0039] In some embodiments, the interface formation process in operation 220 is omitted and the interfacial layer 304 is not formed prior to deposition of a high-k dielectric material layer on the substrate 302. In that case, the interfacial layer 304 is formed by a thermal oxidation process in operation 250 or operation 290, described below, that thermally oxidizes the substrate 302 through a high-k dielectric material layer deposited on the substrate 302. The interfacial layer 304 formed by the thermal oxidation process in operation 250 or operation 290 may be thick enough to ensure reliable device characteristics (e.g., such as interface state density, accumulation capacitance, frequency dispersion, and leakage current) and reduce atomic diffusion from the high-k dielectric material layer to the substrate 302, having a thickness of between about 0.3 nm and about 1 nm, for example, about 0.5 nm.
[0040] In operation 230, a deposition process is performed to deposit a high-k dielectric layer 306 on the exposed surface of the semiconductor structure 300 (/.e., the interfacial layer 304, as shown in Figure 3B, if the interfacial layer 304 is formed in operation 220, and the substrate 302 if the interfacial layer 304 is not formed in operation 220). The high-k dielectric layer 306 may be formed of high-k dielectric material, such as hafnium dioxide (HfC ), zirconium dioxide (ZrC ), ytterbium oxide (Y2O3), or aluminum oxide (AI2O3). The deposition process may include an atomic layer deposition (ALD) process, in which a metal-containing precursor and an oxygen- containing precursor are alternately delivered to the exposed surface of the semiconductor structure 300. In some embodiments, the metal-containing precursor is purged prior to delivering the oxygen-containing precursor. The metal may be a transition metal, such as hafnium (Hf), zirconium (Zr), or titanium (Ti), a rare-earth metal, such as lanthanum (La), ytterbium (Yb), or yttrium (Y), an alkaline earth metal, such as strontium (Sr), or other metal such as aluminum (Al). For the oxidant, any oxygen-containing precursor may be used that may react with the metal. For example, the oxygen-containing precursor may be or include water, diatomic oxygen, ozone, a hydroxyl-containing precursor or alcohol, nitrogen-and-oxygen-containing precursors, plasma-enhanced oxygen including locally or remotely enhanced oxygen, or any other material including oxygen that may be incorporated with the metal to produce a layer of an oxide of the metal over the substrate 302. In one example, the metal containing precursor is hafnium tetrachloride (HfCL) and the oxidant is water (H2O) to form a
hafnium dioxide (HfC ) layer. The ALD process may be performed at a temperature of between about 200 °C and about 400 °C, for example, about 270 °C. The high-k dielectric layer 306, as deposited by the ALD process, may be amorphous and have a thickness of between about 10 A and about 30 A. The deposition process may be performed in a processing chamber, such as the processing chamber 120, 122, 124, 126, 128, or 130 shown in FIG. 1 .
[0041] In operation 240, an optional post-deposition anneal process is performed to harden and density the as-deposited high-k dielectric layer 306. Crystallization of the as deposited amorphous high-k dielectric layer 306 may occur. The post deposition anneal process may include a thermal anneal process in an inert ambient, such as in a nitrogen (N2) and argon (Ar) ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOX™ chamber, available from Applied Materials, Inc., located in Santa Clara, Calif. The RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1. The post deposition anneal process may thermally harden and density the interfacial layer 304 and the high-k dielectric layer 306.
[0042] The post deposition anneal process may be performed for between about 1 second and about 60 seconds, at a temperature of between about 500 °C and about 800 °C, and at a pressure of between about 0.01 Torr and 10 Torr.
[0043] In operation 250, alternative to the post-deposition anneal process in operation 240, an optional re-oxidation process is performed to thermally oxidize the substrate 302. The reoxidation process may include a thermal anneal process in an oxygen (O2), nitrous oxide (N2O), and H2 ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOX™ chamber, available from Applied Materials, Inc., located in Santa Clara, Calif. The RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1. The re oxidation process in operation 250 may thermally oxidize the underlying layer through the high-K dielectric layer 306, and thus thicken the interfacial layer 304, if the interfacial layer 304 is formed in operation 220, to a thickness of between about 3 A and about 10 A, and form an interfacial layer 304 in the substrate 302 near the interface with the high-k dielectric layer 306 if an interfacial layer 304 is not formed in operation 220.
[0044] The re-oxidation process may be performed for between about 1 second and about 30 seconds, at a temperature of between about 400 °C and about 900 °C, and at a pressure of between about 0.01 Torr and 100 Torr.
[0045] In operation 260, a plasma nitridation process is performed to insert nitrogen atoms into vacancies and defects in the high-k dielectric layer 306. The plasma nitridation process may be a decoupled plasma nitridation (DPN) process performed in a DPN chamber such as CENTURA® DPN chamber, available from Applied Materials, Inc., located in Santa Clara, Calif. The DPN chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1. The plasma nitridation process exposes the high-k dielectric layer 306 to nitrogen plasma, which may allow nitrogen radicals or nitrogen atoms to be incorporated within the high-K dielectric layer 306, throughout the thickness of the high-k dielectric layer 306. During the plasma nitridation process, nitrogen atoms may form metastable bonds with oxygen (O). Gases that may be used in the plasma process include nitrogen containing gas, such as nitrogen (N2), ammonia (NH3), or mixtures thereof. In one example, the nitrogen gas is ammonia (NH3) mixed with about 3 % to about 8 % of nitrogen (N2). The plasma nitridation process may not change a thickness of the high- K dielectric layer 306 as a result of the nitrogen incorporation to vacancies and defects in the as-deposited high-k dielectric layer 306.
[0046] The nitridation process may be performed for between about 10 seconds and about 300 seconds, at a temperature of between about 0 °C and about 500 °C. [0047] In operation 270, an optional thermal nitridation process is performed to further insert nitrogen atoms into vacancies and defects in the plasma nitridated high-k dielectric layer 306. The thermal nitridation process may include a thermal anneal process in an ammonia (NH3) ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOX™ chamber, available from Applied Materials, Inc., located in Santa Clara, Calif. The RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1 .
[0048] The thermal nitridation process may be performed for between about 10 seconds and about 300 seconds, at a temperature of between about 700 °C and about 900 °C, and at a pressure of between about 10 Torr and 740 Torr.
[0049] In operation 280, a post-nitridation anneal process is performed to passivate the remaining chemical bonds in the plasma nitridated high-k dielectric layer 306. The post-nitridation anneal process may include a spike thermal anneal process in a nitrogen (N2) and argon (Ar) ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOX™ chamber, available from Applied Materials, Inc., located in Santa Clara, Calif. The RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1. The post-nitridation anneal process may passivate metastable nitrogen bonds formed in the plasma nitridation process in operation 240 and crystallization of the amorphous high-k dielectric layer 306 may occur.
[0050] The spike thermal anneal process may be performed for between about 1 second and about 30 seconds, at a temperature of between about 700 °C and about 850 °C, and at a pressure of between about 10 Torr and 740 Torr.
[0051] In operation 290, alternative to the post-nitridation anneal process in operation 280, a post-nitridation anneal and re-oxidation process is performed to simultaneously passivate the remaining chemical bonds in the high-k dielectric layer 306, as in operation 280, and thermally oxidize the substrate 302, as in operation 250. The post-nitridation anneal and reoxidation process in operation 290 is the same as the re-oxidation process in operation 250. Thus, the details of the post-nitridation anneal and re-oxidation process in operation 290 are omitted here.
[0052] In the embodiments described herein, the systems and the methods of forming high-quality thin high-k dielectric material layers are provided. The properties of such high-K dielectric material layers may be well controlled. For example, the nitridation processes in operations 260 and 270 may be controlled to provide a nitrogen incorporation in the high-k dielectric layer 306 of between about 3 atomic % and about 20 atomic%, to achieve a higher k -value than a higher nitrogen incorporation, and better structural stabilization than a lower nitrogen incorporation. The anneal processes in operations 240, 270, 280, and 290 may also be controlled to provide grains in the high-k dielectric layer 306 having a size larger than about 20 A, to reduce leakage currents through the high-k dielectric layer 306.
[0053] FIG. 4 is a process flow diagram of a method 400 of forming a semiconductor structure 500 according to one or more implementations of the present
disclosure. In one or more embodiments, the operations of the method 400 may be performed in one or more chambers incorporated on multi-chamber processing system 100 as previously described.
[0054] Method 400 may include one or more operations prior to the initiation of the stated method operations, including front end processing, deposition, etching, polishing, cleaning, or any other operations that may be performed prior to the described operations. The method may include a number of optional operations as denoted in the figure, which may or may not specifically be associated with the method according to the present technology. For example, many of the operations are described in order to provide a broader scope of the structural formation process, but are not critical to the technology, or may be performed by alternative methodology as will be discussed further below. Method 400 describes the operations shown schematically in FIGS. 5A-5F, the illustrations of which will be described in conjunction with the operations of method 400. It is to be understood that FIGS. 5A-5F illustrate only partial schematic views, and a substrate may contain any number of transistor sections and additional materials having aspects as illustrated in the figures.
[0055] Method 2400 may involve optional operations to develop the semiconductor structure to a particular fabrication operation. Although in some embodiments method 400 may be performed on a base structure, in some embodiments the method may be performed subsequent other material formation. As illustrated in FIG. 5A, the semiconductor structure may represent a device 500 after certain processing has been completed. For example, substrate 505 may be a planar material, or may be a structured device, which may include one or more materials configured as or defining posts, trenches, or other structures as would be understood are similarly encompassed by the present technology. Substrate 505 may include any number of materials including silicon or silicon-containing materials such as oxides, nitrides, and carbides of silicon, as well as any other materials that may be incorporated within a structure.
[0056] One or more material layers may be formed over some or all of substrate 505, as well as formed at least partially within the substrate, to produce a structure that may be a planarized or structured material in embodiments. As non-limiting examples, substrate 505 may be or include silicon, or may include a surface amount
of silicon formed over an additional material, such as silicon oxide, and which may be a reduced portion of the silicon oxide leaving a silicon exposed surface. Substrate 505 may include a native oxide 510 as illustrate in FIG. 5A. The exposed material at a surface of substrate 505 may be etched, planarized, or otherwise processed to produce an intermittent pattern in some embodiments. Although illustrated as a single instance, it is to be understood that device 500 may include a small section of a larger process integration that may include any number of additional sections that may be similar or different to the objects shown. Substrate 505 may be housed or positioned in a processing region of a semiconductor processing chamber, and method 400 may be performed to produce a semiconductor material on the substrate, such as a high-k dielectric material.
[0057] The method 400 may begin with an annealing process in operation 405. The anneal process may comprise spike annealing a substrate in a hydrogen (H2) ambient at a temperature in a range of from 500 °C to 700 °C. The annealing 405 may include a spike thermal anneal process performed in a rapid thermal processing chamber, such as RADOX™ chamber, available from Applied Materials, Inc., located in Santa Clara, California. The RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 illustrated in FIG. 1. Without intending to be bound by theory, it is thought that spike annealing the surface of the substrate 505 in an atmosphere of hydrogen (H2) results in a smooth substrate surface 505 prior to film deposition, allowing for better channel mobility. In one or more embodiments, annealing 405 serves a different purpose compared to passivation annealing processes. In one or more embodiments, annealing in an ambient atmosphere of hydrogen (H2) causes the hydrogen (H2) to react with the substrate surface, e.g., silicon (Si), before film deposition in order to smoothen the substrate surface 505. In one or more embodiments, in subsequent high temperature annealing steps, the hydrogen-silicon (H-Si) bonds are broken and hydrogen is de-passivated on purpose after a film is deposited. In standard passivation processes, on the other hand, hydrogen-silicon (H-Si bonding) is maintained at the end of process.
[0058] In some embodiments, after annealing 405, method 400 may include removing a native oxide 510 (as in FIG. 5A) from the substrate 505 in operation 410. The removing a native oxide 410 may be or include flowing a fluorine-containing
precursor and a hydrogen-containing precursor. Fluorine-containing precursors may be or include nitrogen trifluoride as well as any other fluorine-containing precursor. Hydrogen-containing precursors may be characterized by an amine group [-NH2], or other nitrogen-containing or hydrogen-containing group. For example, hydrogen- containing precursors may be or include nitrogen-and-hydrogen-containing precursors, such as ammonia as one non-limiting example. The flowing may include flowing the fluorine-containing precursor and the hydrogen-containing precursor into a remote plasma region. The remote plasm region may be fluidly coupled to the substrate processing region. A plasma may be formed to produce plasma effluents. A flow rate of the fluorine-containing precursor and a flow rate of the hydrogen- containing precursor may be characterized by a hydrogen-to-fluorine atomic flow ratio of less than 1 :2. The native oxide 410 is removed by flowing the plasma effluents into the substrate processing region while forming solid by-products on the surface of the substrate. Without being bound to any particular theory, the flow may leave of a layer of fluorine on the substrate surface that promotes interface formation at operation 415 with the fluorine termination serving to enhance reliability. The solid by-products are sublimated by increasing a temperature of the substrate above a sublimation temperature of the solid by-products. After sublimation, the substrate 505 is free or substantially free of native oxide. The removing may be or include removing the native oxide to a depth of up to or about 20 A.
[0059] Method 400 may include a SiConi™ etch in operation 410, which may be a remote plasma assisted dry etch process involving the simultaneous exposure of a substrate, such as substrate 505 of FIG. 5A, to H2, NF3, and/or NH3 plasma by products. Removing a native oxide in operation 410 may by an in-situ dry chemical process where the substrate surface may not be exposed to atmosphere or an oxygen-containing environment. Removing a native oxide in operation 410 may be performed in a first processing chamber in some embodiments of method 400. Method 400 may include transferring the substrate from the first processing chamber to a second processing chamber prior to forming a high-k dielectric material as in operation 420. Method 400 may include performing operations in one or more processing chambers without exposing the substrate surface to atmosphere or air. Method 400 may include maintaining a vacuum within system 100 during removing in
operation 410. Maintaining an integrated vacuum may advantageously reduce surface contamination. The transferring may occur between one or more chambers on a single platform or may occur between chambers on multiple platforms. However, by utilizing a single platform, the avoidance of substrate exposure to an oxygen and/or moisture environment may be better secured.
[0060] In one or more embodiments, the method 400 may include delivering nitrous oxide and thermally annealing the substrate surface to form an oxide- containing interface in operation 415. The nitrous oxide 515 delivered to the substrate 505 as in FIG. 5B may help to control how much of the substrate 505, having a surface free of native oxide, may be oxidized to form the oxide-containing interface 520 as in FIG. 5C. Operation 415 may include a thermal based reaction using steam, such as an in situ steam generation (ISSG) process whereby oxidation takes place at a lower rate as compared with conventional thermal techniques utilizing hydrogen and/or oxygen. The nitrogen may serve as a carrier for oxygen and may not become part of the interface or substrate. The oxide-containing interface formed may be high quality and highly ordered, meaning a crystallographic structure free of or substantially free of defects. This may provide an interface 520 that may prevent nitrogen in subsequent operations, from accessing closely to the channel region, thus preventing leakage. The resultant oxide-containing interface may include silicon dioxide. The oxide-containing interface 520 formed may have a thickness of up to or about 5 A. Method 400 may include removal of a thicker native oxide in operation 410 that may be replaced in subsequent operations by a thinner oxide-containing interface 520. [0061] Method 400 may include delivering a pre-treatment precursor to the substrate. The pre-treatment precursor may be or include a nitrogen-containing precursor or an oxygen-containing precursor. The precursor may contact the substrate and may form or introduce reactive ligands on an exposed surface of the substrate, which is shown as ligands 520 in FIG. 5D. Unlike conventional technologies, the present technology may utilize a pretreatment configured to produce an orderly growth of high-k dielectric material in subsequent operations.
[0062] For example, in some embodiments the substrate may be or include an exposed surface of silicon. The substrate 505 may itself be silicon or may be some other silicon-containing material that is reduced or modified to exhibit a silicon surface.
As one non-limiting example, where substrate 505 may include silicon oxide, an initial pre-treatment may include removing oxygen from a surface of the structure, such as with a hydrogen-containing precursor, for example. A thin, surface layer of silicon may then be exposed. Without being bound to any particular theory, silicon may provide improved base characteristics for receiving nitrogen-containing precursors relative to silicon oxide in some embodiments. This may afford a superior formation of certain high-k dielectric materials.
[0063] The pre-treatment precursor may be or include any nitrogen-containing or oxygen-containing precursor. Oxygen-containing precursors may be characterized by a hydroxyl group [-OH], which may be incorporated on the surface of substrate 505. Nitrogen-containing precursors may be characterized by an amine group [-NH2], or other nitrogen-containing group. For example, nitrogen-containing precursors may be or include nitrogen-and-hydrogen-containing precursors, such as ammonia as one non-limiting example, or nitrogen-and-oxygen-containing precursors, or any other precursor including nitrogen.
[0064] The surface terminations in some embodiments may be or include a hydroxyl group or an amine-group-terminated surface. Method 400 may then include forming a high-k dielectric material overlying the substrate at operation 420. The present technology may encompass any formation or deposition of the high-k material, although in some embodiments formation operation 420 may be or include an atomic layer deposition, or any other atomic layer deposition chamber. The formation may be performed directly after pre-treating the substrate surface and may be performed in the same chamber as the pre-treatment or in an additional chamber, such as an additional chamber incorporated on the same system, such as system 100. In some embodiments, vacuum conditions may be maintained while the substrate is transferred from the pre-treatment chamber to the deposition or formation chamber, which may limit exposure of the substrate to air.
[0065] Where an atomic layer deposition process is performed to form the high-k dielectric material, a metal-containing precursor may be delivered to the substrate to react with the pretreated surface. For example, a transition-metal-containing precursor, a poor-metal-containing precursor, or a lanthanide-metal-containing precursor may be delivered to the processing chamber to interact with the reactive
ligands exposed on the substrate from the pre-treatment. An oxygen-containing precursor may then be delivered in a second operation, such as subsequent a purge of the metal-containing precursor. This may produce an oxide layer by atomic layer deposition, such as layer 530a as illustrated in FIG. 5E. In one non-limiting example, a hafnium-containing precursor may be delivered in a first operation and an oxidant may be delivered in a second operation for producing a hafnium oxide film. Additional metal-containing precursors may include zirconium-containing precursors for producing zirconium-containing materials, as well as any other number of metal- containing precursors for producing additional metal oxide structures. For hafnium- containing precursors, and similarly for any alternative metals, the precursors may be or include halogen-containing precursors, oxygen-containing precursors, hydrogen- containing precursors, or carbon-containing precursors in any of which hafnium is incorporated.
[0066] For the oxidant, any oxygen-containing precursor may be used that may react with the metal-containing materials. For example, the oxygen-containing precursor may be or include water, diatomic oxygen, ozone, a hydroxyl-containing precursor or alcohol, nitrogen-and oxygen-containing precursors, plasma-enhanced oxygen including locally or remotely enhanced oxygen, or any other material including oxygen that may be incorporated with the metal, such as hafnium, to produce a metal oxide material layer overlying the substrate. Again, any of the metal-containing materials noted above may be used in embodiments of the present technology, and may include any of the grouped metals, which may include, and may not be limited to, hafnium, zirconium, silicon, lanthanum, aluminum, titanium, strontium, or combinations of these materials, such as, for example, hafnium silicate.
[0067] When pre-treatments according to embodiments of the present technology are performed, the structure of the metal-containing material can be formed or deposited in an ordered way to produce a more uniform grain structure. This may be produced by forming the reactive ligands of the pre-treatment precursor over a more structured surface material, such as silicon. Additionally, by performing the pre treatment exposure at certain conditions, additional improvements may be afforded. [0068] The pre-treatment may be performed at a temperature configured to activate the precursor and/or the surface of the substrate. For example, in a situation
in which a nitrogen- and hydrogen-containing precursor may be used as the pre treatment precursor, the substrate may be maintained at a temperature greater than or about 300 °C while delivering the precursor. Similarly, a pre-treatment with an oxygen-containing precursor may also be performed while maintaining a substrate temperature greater than or about 300 °C. For any pre-treatment operation the substrate may also be maintained at a temperature greater than or about 400 °C, greater than or about 500 °C, greater than or about 600 °C, greater than or about 700 °C, greater than or about 800 °C, or greater. As temperature for the pre-treatment decreases below or about 500 °C, the effectiveness may be reduced. Similarly, as temperatures are increased above or about 700 °C, nucleation may not be improved, and excess precursor may be incorporated on the surface, which may degrade the mobility of the device. Consequently, in some embodiments the temperature may be maintained between about 500 °C and about 700 °C during the pre-treatment.
[0069] Similarly, exposure time may affect the amount of nitrogen-containing precursor incorporation, and thus to limit mobility losses of the produced device, the precursor exposure may be less than or about 3 minutes, and in some embodiments the exposure time may be less than or about 2.5 minutes, less than or about 2 minutes, less than or about 1.5 minutes, less than or about 1 minute, less than or about 45 seconds, less than or about 30 seconds, less than or about 15 seconds, or less. Once an appropriate amount of amine groups have been incorporated, the formation may be performed. The formation, including atomic layer formation may be performed at any temperature, although in some embodiments atomic layer deposition may be performed at a temperature below or about the temperature at which the pre treatment is performed, regardless of whether the operations are performed in the same or different chambers. For example, the atomic layer deposition may be performed at a second temperature relative to the pre-treatment temperature, and the formation temperature may be less than or about 500 °C in embodiments and may be less than or about 450 °C, less than or about 400 °C, less than or about 350 °C, less than or about 300 °C, less than or about 250 °C, or less.
[0070] After the layer of high-k material has been formed or deposited, one or more posttreatments may be performed. In some embodiments, the substrate may be transferred from the deposition chamber to another chamber or set of chambers for
post-treating the materials. Similar to that explained above, the transfer may occur on a single processing system having multiple chambers, and thus the transfer from or between any of these chambers may be performed while maintaining vacuum conditions. Method 400 may then include one or more additional post-treatment operations. The post-treatment operations may include one or more operations performed in one or more chambers, including multiple chambers on the same cluster tool. Post-treatment operations may include an oxidation, a nitridation 430, and/or a thermal anneal 425.
[0071] As noted above, the pre-treatment operation may be performed to provide sufficient terminal moieties to afford the uniform growth described previously, while limiting excess precursor from being incorporated with the substrate. For example, an incorporated nitrogen interface may reduce mobility of the produced transistor, or how quickly a carrier can move through the structure. Although the pre-treatment described above may further improve scaling of high-k films, if not controlled, the pre-treatment may actually degrade device mobility. However, in some embodiments, one post treatment may include oxidizing the formed high-k material with a second oxygen- containing precursor relative to a first oxygen-containing precursor that may be used in the pre-treatment operation.
[0072] For example, an oxidation operation utilizing any of the above-noted oxygen-containing precursors may be performed to further oxidize the film after formation. The deposition or formation of the high-k film may produce a porous film, or a film including vacancies in the structure. By performing an oxidation operation, oxygen species may permeate the film filling vacancies as illustrated by layer 530b, as well as producing an oxide material at the interface of the high-k material, such as optional layer 520 if not formed in previous operations described above. This may improve the underlying interface from the amine terminal groups, which may increase the mobility performance of the device. To limit an excessive increase in an underlying oxide layer, the oxidation operation may be performed for a limited time period and may be performed within any of the previously noted time ranges.
[0073] Post-treatment operation 430 may include further contacting the substrate with a second nitrogen-containing precursor relative to the pre-treatment nitrogen- containing precursor, when used. The second nitrogen-containing precursor may
include any nitrogen-containing precursor described above, and may include nitrogen gas, as well as any nitrogen-containing precursor noted elsewhere. The second nitrogen-containing precursor may include a plasma-activated or enhanced nitrogen- containing precursor, a thermally-activated nitrogen, or some other nitrogen precursor, which may allow nitrogen radicals or nitrogen atoms to be incorporated within the high-k structure, which may stabilize the film or settle the film towards an equilibrium state. Unlike an oxidation operation, the nitridation may not increase a thickness of an underlying layer, such as silicon oxide, and may also slightly increase the k-value of the produced film.
[0074] Nitrogen incorporation may be controlled to limit the incorporation in the film, in order to maintain the structural and electrical properties. In some embodiments, a post-treatment nitridation may incorporate less than or about 20 atomic% nitrogen at a surface region of the high-k film, and may incorporate less than or about 15 atomic% nitrogen, less than or about 10 atomic% nitrogen, less than or about 8 atomic% nitrogen, less than or about 6 atomic% nitrogen, less than or about 4 atomic% nitrogen, less than or about 2 atomic% nitrogen, or less. In some embodiments, an incorporation between about 3 atomic% and about 7 atomic% may maintain a higher k-value than higher nitrogen incorporation and may better stabilize the film than lower nitrogen incorporation. By surface region may be meant an exposed surface of the material, although the nitrogen incorporation may extend to any distance within the film, and may be consistent, or form a reducing gradient through the material.
[0075] A post-treatment oxidation or nitridation may be performed at any of the temperatures noted previously, although in some embodiments the post-treatment oxidation and/or nitridation may be performed at a temperature range below or about 500 °C, and may be performed at a temperature range below or about 400 °C, below or about 300 °C, below or about 200 °C, below or about 100 °C, or less depending on the operation being performed.
[0076] A post-treatment anneal 425, 435 may be performed subsequent any of the operations, including any of the noted post-treatment operations. The post-treatment anneal may be performed in any chamber in which a previous operation is performed, or may involve transfer to a different chamber, such as one configured to perform a
rapid thermal anneal process, for example. Again, the chamber may be incorporated on the same platform as other chambers, which may allow a transfer between chambers while maintaining vacuum conditions. The post-treatment anneal may further align the film bonding and further stabilize the film. In embodiments the posttreatment anneal may be performed at a third temperature relative to the fist temperature, where the third temperature may be above or about the first temperature. For example, the post-treatment anneal may be performed at a temperature above or about 400 °C, and in embodiments may be performed at a temperature above or about 500 °C, above or about 600 °C, above or about 700 °C, above or about 800 °C, above or about 900 °C, or higher.
[0077] By performing a pre-treatment and/or post-treatments according to embodiments of the present technology, improved high-k materials may be produced. The layer of high-k material may be produced to any thickness including up to or about several nanometers. However, due to the preferred grain structure produced by the present technology, thinner effective oxide thickness may be produced without loss to gate leakage performance. High-k materials produced according to the present technology may be characterized by k-values greater than or about 10 and may be characterized by k-values greater than or about 15, greater than or about 20, greater than or about 21 , greater than or about 22, greater than or about 23, greater than or about 24, greater than or about 25, or greater.
[0078] As noted above, the present technology further allows improved dielectric constants compared to conventional technologies. Additionally, because of the produced grain structure, gate leakage currents associated with the film may be less than or about one tenth of the gate leakage current of a similar thickness film of silicon oxide, and the gate leakage currents may be less than or about one hundredth of the gate leakage current of a similar thickness film of silicon oxide, less than or about one thousandth of a similar thickness film of silicon oxide, less than or about 1/5,000 of a similar thickness film of silicon oxide, less than or about 1/10,000 of a similar thickness film of silicon oxide, less than or about 1/20,000 of a similar thickness film of silicon oxide, less than or about 1/50,000 of a similar thickness film of silicon oxide, less than or about 1/100,000 of a similar thickness film of silicon oxide, or less. By producing films according to embodiments of the present technology, formed films
having a beneficial morphology may be produced, which may enhance the electrical characteristics of the film compared to conventional technologies.
[0079] FIG. 6 is a process flow diagram of a method 600 of forming a semiconductor structure 700 according to one or more implementations of the present disclosure. FIGS. 7A and 7B are cross-sectional views of a portion of the semiconductor structure 700 corresponding to various states of the method 600. It should be understood that FIGS. 7A and 7B illustrate only partial schematic views of the semiconductor structure 700, and the semiconductor structure 700 may contain any number of transistor sections and additional materials having aspects as illustrated in the figures. It should also be noted although the method steps illustrated in FIG. 6 are described sequentially, other process sequences that include one or more method steps that have been omitted and/or added, and/or has been rearranged in another desirable order, fall within the scope of the embodiments of the disclosure provided herein.
[0080] The method 600 begins with an annealing process in operation 605. The anneal process may comprise spike annealing a substrate in a hydrogen (H2) ambient at a temperature in a range of from 500 °C to 700 °C. The annealing 605 may include a spike thermal anneal process performed in a rapid thermal processing chamber, such as RADOX™ chamber, available from Applied Materials, Inc., located in Santa Clara, California. The RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 illustrated in FIG. 1. Without intending to be bound by theory, it is thought that spike annealing the surface of the substrate 702 in an atmosphere of hydrogen (H2) results in a smooth substrate surface 702 prior to film deposition, allowing for better channel mobility. In one or more embodiments, annealing 605 serves a different purpose compared to passivation annealing processes. In one or more embodiments, annealing in an ambient atmosphere of hydrogen (H2) causes the hydrogen (H2) to react with the substrate surface, e.g., silicon (Si), before film deposition in order to smoothen the substrate surface 702. In one or more embodiments, in subsequent high temperature annealing steps, the hydrogen-silicon (H-Si) bonds are broken and hydrogen is de-passivated on purpose after a film is deposited. In standard passivation processes, on the other hand, hydrogen-silicon (H-Si bonding) is maintained at the end of process.
[0081] In some embodiments, after annealing 605, a pre-clean process in operation 610 to pre-clean the surface of the substrate 702 is performed. The pre clean process may oxidize the surface of the substrate 702 through use of an ozone (O3) process or a wet process using a solution, such as a Standard Clean 1 (SC1) solution including NFUOH (ammonium hydroxide), H2O2 (hydrogen peroxide), and H2O (water), or a dry etch process, for example, a SiConi™ remote plasma assisted dry etch process, in which the surface of the substrate 702 is exposed to N2, NF3, and NH3 plasma by-products. The pre-clean process may be performed in a preclean chamber, such as the processing chamber 122 or 120 shown in FIG. 1 .
[0082] While not illustrated in FIG. 6, in some embodiments, the pre-clean process 610 may occur prior to annealing 605.
[0083] In operation 620, a deposition process is performed to deposit a high-k dielectric layer 704 on the exposed surface of the semiconductor structure 700. The high-K dielectric layer 704 may be formed of high-k dielectric material, such as hafnium dioxide (Hf02), zirconium dioxide (Zr02), ytterbium oxide (Y2O3), or aluminum oxide (AI2O3). The deposition process may include an atomic layer deposition (ALD) process, in which a metal-containing precursor and an oxygen-containing precursor are alternately delivered to the exposed surface of the semiconductor structure 700. In some embodiments, the metal-containing precursor is purged prior to delivering the oxygen-containing precursor. The metal may be a transition metal, such as hafnium (Hf), zirconium (Zr), or titanium (Ti), a rare-earth metal, such as lanthanum (La), ytterbium (Yb), or yttrium (Y), an alkaline earth metal, such as strontium (Sr), or other metal such as aluminum (Al). For the oxidant, any oxygen-containing precursor may be used that may react with the metal. For example, the oxygen-containing precursor may be or include water, diatomic oxygen, ozone, a hydroxyl-containing precursor or alcohol, nitrogen-and-oxygen-containing precursors, plasma-enhanced oxygen including locally or remotely enhanced oxygen, or any other material including oxygen that may be incorporated with the metal to produce a layer of an oxide of the metal over the substrate 702. In one example, the metal containing precursor is hafnium tetrachloride (HfCL) and the oxidant is water (H2O) to form a hafnium dioxide (Hf02) layer. The ALD process may be performed at a temperature of between about 200 °C and about 400 °C, for example, about 270 °C. The high-k dielectric layer 704, as
deposited by the ALD process, may be amorphous and have a thickness of between about 10 A and about 30 A. The deposition process may be performed in a processing chamber, such as the processing chamber 120, 122, 124, 126, 128, or 130 shown in FIG. 1.
[0084] In operation 630, a re-oxidation process is performed to thermally oxidize the substrate 702. The reoxidation process may include a thermal anneal process in an oxygen (O2), nitrous oxide (N2O), and H2 ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOX™ chamber, available from Applied Materials, Inc., located in Santa Clara, Calif. The RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1. The re oxidation process in operation 630 may thermally oxidize the underlying layer through the high-K dielectric layer 704 and form an interfacial layer 706 on the substrate 702 near the interface with the high-k dielectric layer 704.
[0085] The re-oxidation process may be performed for between about 1 second and about 30 seconds, at a temperature of between about 400 °C and about 900 °C, and at a pressure of between about 0.01 Torr and 100 Torr.
[0086] In operation 640, a plasma nitridation process is performed to insert nitrogen atoms into vacancies and defects in the high-k dielectric layer 704. The plasma nitridation process may be a decoupled plasma nitridation (DPN) process performed in a DPN chamber such as CENTURA® DPN chamber, available from Applied Materials, Inc., located in Santa Clara, Calif. The DPN chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1. The plasma nitridation process exposes the high-k dielectric layer 704 to nitrogen plasma, which may allow nitrogen radicals or nitrogen atoms to be incorporated within the high-K dielectric layer 704, throughout the thickness of the high-k dielectric layer 704. During the plasma nitridation process, nitrogen atoms may form metastable bonds with oxygen (O). Gases that may be used in the plasma process include nitrogen containing gas, such as nitrogen (N2), ammonia (NH3), or mixtures thereof. In one example, the nitrogen gas is ammonia (NH3) mixed with about 3 % to about 8 % of nitrogen (N2). The plasma nitridation process may not change a thickness of the high- K dielectric layer 704 as a result of the nitrogen incorporation to vacancies and defects in the as-deposited high-k dielectric layer 704.
[0087] The nitridation process may be performed for between about 10 seconds and about 300 seconds, at a temperature of between about 0 °C and about 500 °C. [0088] In operation 650, an optional thermal nitridation process is performed to further insert nitrogen atoms into vacancies and defects in the plasma nitridated high-k dielectric layer 704. The thermal nitridation process may include a thermal anneal process in an ammonia (NH3) ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOX™ chamber, available from Applied Materials, Inc., located in Santa Clara, Calif. The RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1 .
[0089] The thermal nitridation process may be performed for between about 10 seconds and about 300 seconds, at a temperature of between about 700 °C and about 900 °C, and at a pressure of between about 10 Torr and 740 Torr.
[0090] In operation 660, a post-nitridation anneal process is performed to passivate the remaining chemical bonds in the plasma nitridated high-k dielectric layer 704. The post-nitridation anneal process may include a spike thermal anneal process in a nitrogen (N2) and argon (Ar) ambient, performed in a rapid thermal processing (RTP) chamber, such as RADOX™ chamber, available from Applied Materials, Inc., located in Santa Clara, Calif. The RTP chamber may be any of the processing chambers 120, 122, 124, 126, 128, and 130 shown in FIG. 1. The post-nitridation anneal process may passivate metastable nitrogen bonds formed in the plasma nitridation process in operation 640 and crystallization of the amorphous high-k dielectric layer 704 may occur.
[0091] The spike thermal anneal process may be performed for between about 1 second and about 30 seconds, at a temperature of between about 700 °C and about 850 °C, and at a pressure of between about 10 Torr and 740 Torr.
[0092] In the embodiments described herein, the systems and the methods of forming high-quality thin high-k dielectric material layers are provided. The properties of such high-K dielectric material layers may be well controlled. For example, the nitridation process in operations 640 may be controlled to provide a nitrogen incorporation in the high-k dielectric layer 704 of between about 3 atomic % and about 20 atomic%, to achieve a higher k-value than a higher nitrogen incorporation, and better structural stabilization than a lower nitrogen incorporation. The anneal process
in operations 660 may also be controlled to provide grains in the high-k dielectric layer 704 having a size larger than about 20 A, to reduce leakage currents through the high- K dielectric layer 704.
[0093] Reference throughout this specification to "one embodiment," "certain embodiments," "one or more embodiments" or "an embodiment" means that a particular feature, structure, material, or characteristic described in connection with the embodiment is included in at least one embodiment of the disclosure. Thus, the appearances of the phrases such as "in one or more embodiments," "in certain embodiments," "in one embodiment" or "in an embodiment" in various places throughout this specification are not necessarily referring to the same embodiment of the disclosure. Furthermore, the particular features, structures, materials, or characteristics may be combined in any suitable manner in one or more embodiments. [0094] Although the disclosure herein has been described with reference to particular embodiments, those skilled in the art will understand that the embodiments described are merely illustrative of the principles and applications of the present disclosure. It will be apparent to those skilled in the art that various modifications and variations can be made to the method and apparatus of the present disclosure without departing from the spirit and scope of the disclosure. Thus, the present disclosure can include modifications and variations that are within the scope of the appended claims and their equivalents.
Claims
1 . A method of forming a semiconductor structure, the method comprising: annealing a surface of a substrate to form a smooth surface; pre-cleaning the smooth surface to form a pre-cleaned surface; depositing a high-k dielectric layer on the pre-cleaned surface; performing a re-oxidation process to thermally oxidize the substrate; performing a plasma nitridation process to insert nitrogen atoms in the high-K dielectric layer to form a plasma nitridated high-k dielectric layer; and performing a post-nitridation anneal process to passivate chemical bonds in the plasma nitridated high-k dielectric layer.
2. The method of claim 1 , wherein depositing the high-k dielectric layer, performing the re-oxidation process, performing the plasma nitridation process, and performing the post-nitridation anneal process are performed in a processing system without breaking vacuum.
3. The method of claim 1 , wherein annealing the surface of the substrate comprises spike annealing the substrate in a hydrogen (H2) ambient at a temperature in a range of from 500 °C to 700 °C.
4. The method of claim 1 , wherein the plasma nitridation process comprises exposing the high-k dielectric layer to a plasma comprising a mixture of nitrogen (N2) and ammonia (NH3).
5. The method of claim 1 , wherein the re-oxidation process comprises annealing the high-K dielectric layer in an oxygen (O2), nitrous oxide (N2O), and hydrogen (H2) ambient at a temperature in a range of from 400 °C to 900 °C.
6. The method of claim 1 , wherein the post-nitridation anneal process comprises spike annealing the high-k dielectric layer in a nitrogen (N2) and argon (Ar) ambient at a temperature in a range of from 700 °C to 850 °C.
7. The method of claim 1 , further comprising performing a post-deposition anneal process prior to the plasma nitridation process to harden and density the high-k dielectric layer.
8. The method of claim 7, wherein the post-deposition anneal process comprises annealing the high-k dielectric layer in a nitrogen (N2) and argon (Ar) ambient at a temperature in a range of from 500 °C to 800 °C.
9. The method of claim 1 , wherein the high-k dielectric layer comprises hafnium oxide.
10. A method of forming a semiconductor structure, the method comprising: annealing a surface of a substrate to form a smooth surface; forming a high-k dielectric layer on the smooth surface; performing a re-oxidation process to thermally oxidize the substrate; performing a plasma nitridation process to insert nitrogen atoms in the high-K dielectric layer to form a plasma nitridated high-k dielectric layer; and performing a post-nitridation anneal process to passivate chemical bonds in the plasma nitridated high-k dielectric layer.
11. The method of claim 10, wherein forming the semiconductor structure is performed in a processing system without breaking vacuum.
12. The method of claim 10, wherein annealing the surface of the substrate comprises spike annealing the substrate in a hydrogen (H2) ambient at a temperature in a range of from 500 °C to 700 °C.
13. The method of claim 10, wherein the high-k dielectric layer comprises hafnium oxide.
14. The method of claim 10, wherein the plasma nitridation process comprises exposing the high-k dielectric layer to a plasma comprising a mixture of nitrogen (N2) and ammonia (NH3).
15. The method of claim 10, further comprising pre-cleaning the smooth surface prior to forming the high-k dielectric layer on the smooth surface.
16. The method of claim 10, further comprising pre-cleaning the surface of the substrate prior to annealing the surface of the substrate.
17. The method of claim 10, wherein the post-nitridation anneal process comprises spike annealing the high-k dielectric layer in a nitrogen (N2) and argon (Ar) ambient at a temperature in a range of 700 °C to 850 °C.
18. The method of claim 10, further comprising performing a post-deposition anneal process prior to the plasma nitridation process to harden and density the high-K dielectric layer.
19. The method of claim 18, wherein the post-deposition anneal process comprises annealing the high-k dielectric layer in a nitrogen (N2) and argon (Ar) ambient at a temperature in a range of from 500 °C to 800 °C.
20. A processing system comprising: a first processing chamber; a second processing chamber; a third processing chamber; a fourth processing chamber; a fifth processing chamber; and a system controller, the system controller configured to: annealing a surface of a substrate to form a smooth surface in the first processing chamber; deposit a high-k dielectric layer on the surface of the substrate in the second processing chamber; expose the deposited high-k dielectric layer to nitrogen plasma to form a plasma nitridated high-k dielectric layer in the third processing chamber;
perform a re-oxidation process to thermally oxidize the surface of the substrate in the fourth processing chamber; and anneal the plasma nitridated high-k dielectric layer in the fifth processing chamber, wherein the substrate is transferred among the first, second, third, fourth, and fifth processing chambers without breaking vacuum environment in the processing system.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/192,213 US20210193468A1 (en) | 2019-05-03 | 2021-03-04 | Treatments To Improve Device Performance |
PCT/US2022/018427 WO2022187299A1 (en) | 2021-03-04 | 2022-03-02 | Treatments to improve device performance |
Publications (1)
Publication Number | Publication Date |
---|---|
EP4302320A1 true EP4302320A1 (en) | 2024-01-10 |
Family
ID=83154827
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP22763933.3A Pending EP4302320A1 (en) | 2021-03-04 | 2022-03-02 | Treatments to improve device performance |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP4302320A1 (en) |
JP (1) | JP2024508308A (en) |
KR (1) | KR20220125783A (en) |
CN (1) | CN116918034A (en) |
TW (1) | TW202249069A (en) |
WO (1) | WO2022187299A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117613003B (en) * | 2024-01-23 | 2024-04-16 | 合肥晶合集成电路股份有限公司 | Method for manufacturing semiconductor device and semiconductor device |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7037863B2 (en) * | 2002-09-10 | 2006-05-02 | Samsung Electronics Co., Ltd. | Post thermal treatment methods of forming high dielectric layers over interfacial layers in integrated circuit devices |
US6930059B2 (en) * | 2003-02-27 | 2005-08-16 | Sharp Laboratories Of America, Inc. | Method for depositing a nanolaminate film by atomic layer deposition |
US7727828B2 (en) * | 2005-10-20 | 2010-06-01 | Applied Materials, Inc. | Method for fabricating a gate dielectric of a field effect transistor |
US7939396B2 (en) * | 2006-06-09 | 2011-05-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Base oxide engineering for high-K gate stacks |
EP2058844A1 (en) * | 2007-10-30 | 2009-05-13 | Interuniversitair Microelektronica Centrum (IMEC) | Method of forming a semiconductor device |
-
2022
- 2022-03-02 EP EP22763933.3A patent/EP4302320A1/en active Pending
- 2022-03-02 JP JP2023553212A patent/JP2024508308A/en active Pending
- 2022-03-02 CN CN202280019084.6A patent/CN116918034A/en active Pending
- 2022-03-02 KR KR1020220026900A patent/KR20220125783A/en unknown
- 2022-03-02 WO PCT/US2022/018427 patent/WO2022187299A1/en active Application Filing
- 2022-03-04 TW TW111107947A patent/TW202249069A/en unknown
Also Published As
Publication number | Publication date |
---|---|
WO2022187299A1 (en) | 2022-09-09 |
TW202249069A (en) | 2022-12-16 |
CN116918034A (en) | 2023-10-20 |
JP2024508308A (en) | 2024-02-26 |
KR20220125783A (en) | 2022-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110226214B (en) | Method and apparatus for selective deposition of dielectric films | |
US20080014759A1 (en) | Method for fabricating a gate dielectric layer utilized in a gate structure | |
US20080026553A1 (en) | Method for fabricating an integrated gate dielectric layer for field effect transistors | |
US20220254900A1 (en) | Mosfet gate engineerinng with dipole films | |
EP4302320A1 (en) | Treatments to improve device performance | |
US10872763B2 (en) | Treatments to enhance material structures | |
US20220262629A1 (en) | Treatments to enhance material structures | |
US20210193468A1 (en) | Treatments To Improve Device Performance | |
US20210057215A1 (en) | Treatments to enhance material structures | |
JP7313414B2 (en) | Treatment to improve material structure | |
TWI837538B (en) | Treatments to enhance material structures | |
TW202416357A (en) | Treatments to enhance material structures | |
US20230010499A1 (en) | Integrated wet clean for gate stack development | |
US11271097B2 (en) | Cap oxidation for FinFET formation | |
US20210104401A1 (en) | Novel method for gate interface engineering | |
TWI830087B (en) | Treatments to enhance material structures | |
CN116918070A (en) | MOSFET gate engineering with dipole film | |
JP2024520404A (en) | Amorphous silicon base removal and sealing EOT | |
WO2005013348A2 (en) | Formation of ultra-thin oxide and oxynitride layers by self-limiting interfacial oxidation | |
TW202409321A (en) | Integrated method and tool for high quality selective silicon nitride deposition | |
TW202247357A (en) | Threshold voltage modulation for gate-all-around fet architecture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20230928 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) |