EP3963458A1 - Method for monitoring an engine control unit - Google Patents
Method for monitoring an engine control unitInfo
- Publication number
- EP3963458A1 EP3963458A1 EP20732261.1A EP20732261A EP3963458A1 EP 3963458 A1 EP3963458 A1 EP 3963458A1 EP 20732261 A EP20732261 A EP 20732261A EP 3963458 A1 EP3963458 A1 EP 3963458A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- application task
- component
- channels
- calculations
- during
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1071—Measuring or testing
- H03M1/1076—Detection or location of converter hardware failure, e.g. power supply failure, open or short circuit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1629—Error detection by comparing the output of redundant processing systems
- G06F11/165—Error detection by comparing the output of redundant processing systems with continued operation after detection of the error
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1629—Error detection by comparing the output of redundant processing systems
- G06F11/1633—Error detection by comparing the output of redundant processing systems using mutual exchange of the output between the redundant processing components
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1629—Error detection by comparing the output of redundant processing systems
- G06F11/1654—Error detection by comparing the output of redundant processing systems where the output of only one of the redundant processing components can drive the attached hardware, e.g. memory or I/O
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/805—Real-time
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/83—Indexing scheme relating to error detection, to error correction, and to monitoring the solution involving signatures
Definitions
- TITLE Supervision method of an engine control unit
- the invention relates to turbomachines, such as a turbojet or an aircraft turboprop, and more particularly the control units of such turbomachines.
- control units capable of piloting and regulating the turbomachines, during the various phases of the aircraft's flight.
- control units include on-board electronic computers, communicating with each other, and performing calculations in parallel, from the same input data, for example from sensors, in order to establish the controls for the various components of the turbomachine.
- a first task called an OS (Operating System) task, consists of starting the operating system, that is to say all the programs managing the use of resources by application tasks.
- a second so-called application task or AS consists of performing the calculations necessary to determine the commands for controlling and regulating the turbomachines.
- the execution time of the AS task represents 80 to 90% of the time required for a calculation cycle.
- a third task closes the calculation cycle. This is the same OS task as the first task.
- FIG. 1 illustrates the sequencing of tasks and self-tests, as known in the prior art.
- a single self-test 26 is launched during the OS task at the start of the calculation cycle 24.
- component malfunctions can occur at the level of the components of the computers during the application tasks. Such malfunctions can thus be the source of disturbances in the engine control unit. It is possible by a post-processing analysis, from the disturbances, to go back to the faulty component and therefore to the faulty computer. This then makes it possible to isolate the faulty computer.
- the invention aims in particular to provide a simple, efficient and economical solution to the drawbacks of the current technique described above.
- a second component able to store data
- the application task executed by the first channel and the application task executed by the second channel being able to communicate with each other, the method comprising the following steps during a current execution cycle j of the application task in each channel: a) Detect a latency period;
- Such a method thus enables each computer to perform self-tests during application tasks, in particular during latency periods, so as to be able to determine, without waiting for the end of a calculation cycle, the state of the various components included. in the calculator.
- it is possible to detect a faulty computer without waiting for the end of a calculation cycle, and to isolate it suitably at the end of the cycle.
- This also makes it possible to carry out a diagnosis for maintenance by increasing the number of self-tests, to subsequently facilitate maintenance operations on the ground.
- the given application task can be the application task executed by the first channel and the application task executed by the second channel.
- the first and second channels can execute the same given application task.
- steps a) to c) can be carried out following the following step:
- the supervision method makes it possible to trigger self-tests of components as soon as a symptom, resulting from a failure of components, is detected.
- the self-tests are triggered as needed, on the appearance of symptoms identified in advance and resulting from component failures in the ECU computers.
- the invention therefore makes it possible to link component failures to unwanted events and / or behaviors of an engine control unit. This thus makes it possible to obtain a correspondence table linking symptoms to failures of the on-board electronic equipment, in other words of the components.
- the symptoms detected are recorded in a non-volatile memory, as well as various environmental information, for example thermal and / or vibratory, so as to facilitate maintenance operations.
- the symptom may be a difference in signature between the two channels and / or a loss of communication between the two computers.
- the two channels can each be made up of a computer
- the detection can be carried out during an execution cycle j-1 which precedes a current execution cycle j.
- the run cycle d-1 is called the "previous run cycle” or "previous cycle”.
- the difference in signature may consist in comparing, at the end of cycle j and in parallel on the two channels, the sum of the calculations of the application task which are carried out during the current execution cycle j.
- the detection can be performed during the current execution cycle j.
- instructions for performing the test in step b) can be sent by the application task.
- the application task initiates the operating status tests at the correct frequency and during the latency period so that the operating status of the components can be established regularly, without impacting the calculations of the application task.
- the first component can be a reprogrammable integrated circuit or FPGA.
- the second component can be dynamic random access memory.
- FIG. 1 represents the sequencing of tasks and operating state tests during a calculation cycle according to the prior art
- FIG. 2 represents a simplified flowchart of the method according to the invention
- FIG. 3 shows a hardware architecture of an example of an engine control unit with two separate channels
- FIG. 4 illustrates the sequencing of tasks and operating state tests during a calculation cycle according to the method according to the invention
- FIG. 5 illustrates a flowchart of an embodiment of the method according to the invention.
- the supervision method 1 aims to supervise an engine control unit 2 with at least two distinct channels 4, 6, an example of the architecture of which is illustrated in FIG. 3.
- a two-channel engine control unit 2 4, 6 thus comprises, as can be seen in FIG. 3, two channels 4, 6, that is to say two computers. This redundancy of the computers 4, 6 makes it possible to ensure resistance to a possible failure that could affect one of the computers 4, 6. Although the two computers 4, 6 perform in parallel, the same calculations from the same data. inputs (that is to say, execute the same application task), only one of the computers 4 controls and regulates the turbomachine by calculating the commands. Thus, the redundant computer 6, also qualified as passive, does not send any command to the components of the turbomachine.
- the computers 4, 6 of the engine control unit 2 shown have the same architecture.
- each computer 4, 6 includes means for executing a given application task. These means are distributed in the digital heart 8 of the computer and the communication card 10.
- the digital core 8 comprises, among other things, a microprocessor 12.
- the communication card 10, participating in the inter-computer communication comprises a first and a second component 14, 16.
- the first component 14, capable of performing the calculations of said application task. from input data is in this example an FPGA, but can also be a reprogrammable integrated circuit.
- the second component 16, suitable for storing data is a memory, preferably a dynamic random access memory.
- the application task AS consisting in part of a plurality of calculations executed successively between which periods of latency elapse, makes it possible in particular to calculate, from input data originating from sensors for example, the control currents intended for 'actuators of mobile components constituting the turbomachine.
- Such actuators include, for example, electro-hydraulic servo valves associated with jacks or other devices.
- the AS application task is thus executed simultaneously in parallel on each of the computers 4, 6 of the engine control unit 2.
- the AS application task executed on the first channel 4 and the AS application task executed on the second channel 6 are able to communicating with each other, through a first 18, second 20 and third 22 bus.
- the first bus 18 is used to exchange addresses of data memories to be recovered.
- the second bus 20 allows data to be exchanged, such as, for example, input data from a sensor. These may, for example, be measurements such as acquisitions of engine temperature values.
- the results of the intermediate and final calculations pass through the second bus 20, from the digital core 8, carrying out the calculations, to the communication card 10, emitting the calculated currents for example.
- the third bus is used to exchange commands calculated from the input data. This is a so-called control bus making it possible to control the read and write authorizations on the first bus 18 and the second bus 20 and that for each of the computers 4, 6. This control bus thus makes it possible to sequence the exchanges and manage the priorities of read, write and exchange operations.
- the supervision method 1 is executed at each execution cycle 24 on each of the channels, as illustrated in Figure 4.
- the first step A of method 1 consists in detecting a symptom resulting from a failure of at least one of the components 14, 16 of the two channels 4, 6.
- Symptoms of component 14, 16 failure on one of the two channels 4, 6 are as follows:
- - Erroneous data the AS application task awaiting input data (resulting from a previous calculation or from a sensor) receives erroneous data to carry out the rest of the calculations, leading to erroneous calculations.
- - Data stored at the wrong address on receipt of a piece of data, it is stored at an address of the second component 16, a dynamic random access memory.
- the first consequence is that the failure observed corresponds to a signature difference on the two channels 4, 6, that is to say that for a given AS application task, the calculations carried out on each of the computers 4, 6 result in different results.
- the second consequence is that the observed failure consists of a disruption of inter-computer communication (the data exchanged is erroneous or missing).
- the detection of these symptoms reflects the failure of at least one component 14, 16 of at least one of the computers 4, 6.
- the second step B of the method then consists in detecting a latency period of the application task AS.
- the AS application task consists of a plurality of calculations from several input data, there are latency periods between the calculations during which the AS application task is waiting for data to perform the next calculation.
- the resources of channels 4, 6, that is, the first 4 and second 6 components are not used. These latency periods can thus be exploited to perform operating condition tests to determine which of the first 14 and second 16 components of the first 4 and second 6 computer is faulty and is the cause of the identified symptom (s).
- the third step C of method 1 then consists in performing, during this latency period, an operating state test of at least one of the first 14 and second 16 components.
- This operating condition test is preferably carried out on each of the components 14, 16 in parallel on the two channels 4, 6, that is to say for the two computers.
- the sequencing of the operating state tests is moreover visible in FIG. 4. Thus, several operating tests are triggered during the latency times of the application task, in addition to that triggered at the start of the cycle during the OS task.
- Self-tests are so-called March type tests. Self-tests are used to test the write and read capacity of each component. To do this, a message of type AAAA then 5555 is written successively in hexadecimal respectively to addresses of type 5555 then AAAA in hexadecimal. Writing content to these two addresses automatically triggers read tests.
- the application task AS sends instructions, respectively to each of the components 14, 16, for an operating state test 26 to be carried out.
- the health tests 26 are called by the application task AS so as to be executed during the latency times.
- the tests performed do not impact the calculation time of the AS application task.
- the fourth step D of method 1 consists in determining a state of the component (s) 14, 16 for which an operating state test 26 has been carried out.
- the state can be either a failed state or a healthy state.
- the computer comprising the faulty component is isolated.
- the computer comprising a detected and proven fault no longer executes the application task AS during the following cycles and does not therefore no longer communicates with the computer considered healthy.
- the engine control unit 2 then becomes single-channel, the AS application task being executed only on a single computer considered to be healthy.
- FIG. 5 illustrates, by means of a flowchart, another example of the method 28 according to the invention.
- the overall strategy of the system is to trigger self-tests 26 on the appearance of a symptom of the control unit 2.
- the first step consists in detecting, as detailed previously, a following failure symptom during cycle j.
- Symptoms may be:
- the signature difference consists in comparing, at the end of the previous cycle j-1 and in parallel on the two channels 4, 6, the sum of the calculations of the application task AS carried out during the previous cycle j -1.
- steps B to D of method 1 are carried out during the current cycle j.
- the AS application task increases the number of autotest launches 26 during latency periods in order to identify component failures that may be causing the symptom.
- the self-tests 26 are thus launched until the end of the current execution cycle j.
- the possible failures of the first component 14, the FPGA are as follows:
- Microcrack in one of the welds of one of the 16 branches of component 14 some microcracks may be non-impacting, except when the microcrack impacts the weld of a corresponding low-weight bit branch;
- the possible failures of the second component 16, the DPRAM are as follows:
- Internal memory fault which can be of the following three types: short circuit, coupling fault and sticking fault.
- the channel on which the failure is observed is secured, in other words the channel is isolated.
- the failure, as well as contextual information relating to the state of the control unit such as for example the temperature, the vibratory state, the engine speeds, the attitudes of the airplane, the state of health of the engine, flight number and date of failure, are recorded in a non-volatile memory to facilitate maintenance operations.
- a safety lock is provided for by the supervision method 28.
- the safety of a computer consists in ensuring that than :
- control currents are no longer calculated and therefore no longer emitted by this computer. Redundancy is then lost.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Hardware Redundancy (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Testing And Monitoring For Control Systems (AREA)
- Combined Controls Of Internal Combustion Engines (AREA)
Abstract
The invention relates to a method (1, 28) for monitoring an engine control unit (2) having at least two separate paths (4, 6), each of the paths (4, 6) comprising at least: - means for carrying out a given application task AS, the application task AS consisting in part of a plurality of calculations which are performed consecutively and between which there are periods of latency; - a first component (14) capable of performing the calculations; - a second component (16) capable of storing data; the application tasks AS of the paths (4) being capable of communicating, the method comprising the following steps: a) detecting a period of latency; b) performing, during said period of latency, a test of the operational state (26) of at least one of the components (14, 16); c) determining a state of the component (14, 16) corresponding to a failure state or a healthy state.
Description
DESCRIPTION DESCRIPTION
TITRE : Procédé de supervision d’une unité de contrôle moteur Domaine technique de l’invention TITLE: Supervision method of an engine control unit Technical field of the invention
L’invention concerne les turbomachines, tel qu'un turboréacteur ou un turbopropulseur d'aéronef, et plus particulièrement les unités de contrôle de telles turbomachines. The invention relates to turbomachines, such as a turbojet or an aircraft turboprop, and more particularly the control units of such turbomachines.
Etat de la technique antérieure State of the prior art
Le fonctionnement des turbomachines des aéronefs est contrôlé par le biais d’unités de contrôle, aptes à piloter et réguler les turbomachines, lors des différentes phases de vol de l’aéronef. The operation of aircraft turbomachines is controlled by means of control units, capable of piloting and regulating the turbomachines, during the various phases of the aircraft's flight.
Ces unités de contrôle comprennent des calculateurs électroniques embarqués, communiquant entre eux, et réalisant des calculs en parallèles, à partir de mêmes données d’entrées provenant par exemple de capteurs, afin d’établir les commandes pour les différents organes de la turbomachine. These control units include on-board electronic computers, communicating with each other, and performing calculations in parallel, from the same input data, for example from sensors, in order to establish the controls for the various components of the turbomachine.
Lors d’un cycle de calcul d’un calculateur, trois tâches sont réalisées. Une première tâche, appelée tâche OS (de l'anglais Operating System), consiste à lancer le système d’exploitation, c’est-à-dire l’ensemble des programmes gérant l'utilisation des ressources par des tâches applicatives. Une seconde tâche dite applicative ou AS (acronyme provenant de l'anglais Applicative System), consiste à réaliser des calculs nécessaires pour déterminer les commandes pour piloter et réguler les turbomachines. Le temps d’exécution de la tâche AS représente 80 à 90 % du temps nécessaire à un cycle de calcul. Une troisième tâche clôture le cycle de calcul. Il s’agit d’une tâche OS identique à la première tâche. During a calculation cycle of a computer, three tasks are performed. A first task, called an OS (Operating System) task, consists of starting the operating system, that is to say all the programs managing the use of resources by application tasks. A second so-called application task or AS (acronym from the English Applicative System), consists of performing the calculations necessary to determine the commands for controlling and regulating the turbomachines. The execution time of the AS task represents 80 to 90% of the time required for a calculation cycle. A third task closes the calculation cycle. This is the same OS task as the first task.
Ces calculateurs, comprenant de nombreux composants, réalisent des autotests, afin de vérifier qu’aucun de leurs composants ne présente un dysfonctionnement majeur. Ces autotests sont réalisés lors des tâches OS, c’est-à-dire en début et fin de cycles de calculs. La figure 1 illustre le séquencement des tâches et des autotests, comme cela est connu dans l’art antérieur. Un unique autotest 26 est lancé lors de la tâche OS du début du cycle de calcul 24. Néanmoins, des dysfonctionnements de composants peuvent survenir au niveau des composants des calculateurs lors des tâches applicatives. De tels dysfonctionnements peuvent ainsi être à l’origine de perturbations au niveau de l’unité de contrôle moteur. Il est possible par une analyse post traitement, à partir des perturbations, de remonter au composant défaillant et donc au calculateur défaillant. Cela permet alors d’isoler le calculateur défaillant. These computers, comprising many components, perform self-tests to verify that none of their components presents a major malfunction. These self-tests are performed during OS tasks, that is to say at the start and end of calculation cycles. Figure 1 illustrates the sequencing of tasks and self-tests, as known in the prior art. A single self-test 26 is launched during the OS task at the start of the calculation cycle 24. However, component malfunctions can occur at the level of the components of the computers during the application tasks. Such malfunctions can thus be the source of disturbances in the engine control unit. It is possible by a post-processing analysis, from the disturbances, to go back to the faulty component and therefore to the faulty computer. This then makes it possible to isolate the faulty computer.
Il est nécessaire que cette isolation soit réalisée le plus rapidement possible, afin de réduire l’impact du dysfonctionnement sur le pilotage et la régulation des turbomachines. L’invention
a notamment pour but d’apporter une solution simple, efficace et économique aux inconvénients de la technique actuelle exposée ci-dessus. It is necessary that this isolation be carried out as quickly as possible, in order to reduce the impact of the malfunction on the control and regulation of the turbomachines. The invention aims in particular to provide a simple, efficient and economical solution to the drawbacks of the current technique described above.
Résumé de l’invention Summary of the invention
A cette fin, il est proposé un procédé de supervision d’une unité de contrôle moteur à au moins deux voies distinctes comprenant chacune un calculateur, chacune desdites deux voies comprenant au moins : To this end, a method is proposed for supervising an engine control unit with at least two distinct channels each comprising a computer, each of said two channels comprising at least:
- des moyens d’exécution d’une tâche applicative donnée, la tâche applicative consistant en partie en une pluralité de calculs exécutés successivement entre lesquels s’écoulent des périodes de latence ; - Means for executing a given application task, the application task consisting in part of a plurality of calculations executed successively between which periods of latency elapse;
- un premier composant apte à réaliser les calculs de ladite tâche applicative, à partir de données d’entrée ; - a first component capable of performing the calculations of said application task, from input data;
- un second composant apte à stocker des données ; a second component able to store data;
la tâche applicative exécutée par la première voie et la tâche applicative exécutée par la seconde voie étant aptes à communiquer l’une avec l’autre, le procédé comprenant les étapes suivantes lors d’un cycle d’exécution courant j de la tâche applicative dans chaque voie : a) Détecter une période de latence ; the application task executed by the first channel and the application task executed by the second channel being able to communicate with each other, the method comprising the following steps during a current execution cycle j of the application task in each channel: a) Detect a latency period;
b) Exécuter, lors de cette période de latence, un test d’état de fonctionnement d’au moins l’un des premier et second composants; b) Perform, during this latency period, a health test of at least one of the first and second components;
c) Déterminer un état dudit composant correspondant à un état de défaillance ou un état sain. c) determining a state of said component corresponding to a failure state or a healthy state.
Un tel procédé permet ainsi à chaque calculateur d’effectuer des autotests lors des tâches applicatives, en particulier lors des périodes de latence, de sorte à pouvoir déterminer, sans attendre la fin d’un cycle de calcul, l’état des différents composants compris dans le calculateur. Ainsi, grâce à un tel procédé, il est possible de détecter un calculateur défaillant sans attendre la fin d’un cycle de calcul, et de l’isoler convenablement, à la fin du cycle. Such a method thus enables each computer to perform self-tests during application tasks, in particular during latency periods, so as to be able to determine, without waiting for the end of a calculation cycle, the state of the various components included. in the calculator. Thus, thanks to such a method, it is possible to detect a faulty computer without waiting for the end of a calculation cycle, and to isolate it suitably at the end of the cycle.
Cela permet en outre, de réaliser un diagnostic pour la maintenance en augmentant le nombre d’autotests, pour faciliter par la suite les opérations de maintenances au sol. This also makes it possible to carry out a diagnosis for maintenance by increasing the number of self-tests, to subsequently facilitate maintenance operations on the ground.
La tâche applicative donnée peut être la tâche applicative exécutée par la première voie et la tâche applicative exécutée par la seconde voie. Ainsi, les première et seconde voies peuvent exécuter une même tâche applicative donnée. The given application task can be the application task executed by the first channel and the application task executed by the second channel. Thus, the first and second channels can execute the same given application task.
Egalement, les étapes a) à c) peuvent être réalisées suite à l’étape suivante : Also, steps a) to c) can be carried out following the following step:
Détecter un symptôme résultant d’une défaillance d’au moins un des composants des deux voies. Detect a symptom resulting from a failure of at least one of the components of the two channels.
Ainsi, le procédé de supervision permet de déclencher des autotests de composants dès lors qu’un symptôme, résultant d’une défaillance de composants, est détecté. Ainsi, les autotests
sont déclenchés au besoin, sur apparition de symptômes identifiés au préalable et résultant de défaillances de composants des calculateurs de l’unité de contrôle moteur. Thus, the supervision method makes it possible to trigger self-tests of components as soon as a symptom, resulting from a failure of components, is detected. Thus, the self-tests are triggered as needed, on the appearance of symptoms identified in advance and resulting from component failures in the ECU computers.
L’invention permet donc de relier des défaillances de composants à des évènements et /ou des comportements non souhaités d’une unité de commande moteur. Cela permet ainsi d’obtenir une table de correspondance reliant des symptômes à des défaillances du matériel électronique embarqué, en d’autres termes des composants. The invention therefore makes it possible to link component failures to unwanted events and / or behaviors of an engine control unit. This thus makes it possible to obtain a correspondence table linking symptoms to failures of the on-board electronic equipment, in other words of the components.
Lors de chaque cycle, les symptômes détectés (ainsi que les pannes en résultant) sont enregistrés dans une mémoire non volatile, ainsi que différentes informations sur l’environnement, par exemple thermique et/ou vibratoire, de sorte à faciliter les opérations de maintenance. During each cycle, the symptoms detected (as well as the resulting failures) are recorded in a non-volatile memory, as well as various environmental information, for example thermal and / or vibratory, so as to facilitate maintenance operations.
En outre, le symptôme peut être une différence de signature entre les deux voies et/ou une perte de communication entre les deux calculateurs. In addition, the symptom may be a difference in signature between the two channels and / or a loss of communication between the two computers.
Il s’agit d’identifier les symptômes d’une panne touchant les calculateurs. Ces symptômes pouvant être liés à une différence de signature entre les deux voies exécutant la même tâche applicative, c’est-à-dire à une différence entre les résultats de calculs effectués par chacun des calculateurs de la première voie et de la seconde voie au terme de la tâche applicative, ou pouvant être liés à des données non arrivées empêchant alors la réalisation de calculs de la tâche applicative sur au moins une des voies. This is to identify the symptoms of a failure affecting the computers. These symptoms may be linked to a difference in the signature between the two channels executing the same application task, that is to say to a difference between the results of calculations carried out by each of the computers of the first channel and of the second channel on the end of the application task, or possibly linked to data that has not arrived, thus preventing calculations of the application task from being performed on at least one of the channels.
Les deux voies peuvent être constituées chacune par un calculateur The two channels can each be made up of a computer
De plus, si le symptôme détecté est une différence de signature entre les deux voies alors la détection peut être réalisée lors d’un cycle d’exécution j-1 qui précède un cycle d’exécution courant j. Le cycle d’exécution j-1 est appelé « cycle d’exécution précédent » ou « cycle précédent ». In addition, if the symptom detected is a signature difference between the two channels then the detection can be carried out during an execution cycle j-1 which precedes a current execution cycle j. The run cycle d-1 is called the "previous run cycle" or "previous cycle".
La différence de signature peut consister à comparer, à l’issue du cycle j et en parallèle sur les deux voies, la somme des calculs de la tâche applicative qui sont réalisés lors du cycle d’exécution courant j. The difference in signature may consist in comparing, at the end of cycle j and in parallel on the two channels, the sum of the calculations of the application task which are carried out during the current execution cycle j.
Si le symptôme détecté est une perte de communication entre les calculateurs, alors la détection peut être réalisée lors du cycle d’exécution courant j. If the symptom detected is a loss of communication between the computers, then the detection can be performed during the current execution cycle j.
Selon une autre caractéristique, des instructions pour l’exécution du test de l’étape b) peuvent être envoyées par la tâche applicative. According to another feature, instructions for performing the test in step b) can be sent by the application task.
Ainsi, la tâche applicative enclenche les tests d’état de fonctionnement à la bonne fréquence et lors de période de latence de sorte à pouvoir établir l’état de fonctionnement des composants régulièrement, sans impacter les calculs de la tâche applicative. Thus, the application task initiates the operating status tests at the correct frequency and during the latency period so that the operating status of the components can be established regularly, without impacting the calculations of the application task.
Selon une autre caractéristique, le premier composant peut être un circuit intégré reprogrammable ou FPGA. According to another characteristic, the first component can be a reprogrammable integrated circuit or FPGA.
De plus, le deuxième composant peut être une mémoire vive dynamique.
Brève description des figures In addition, the second component can be dynamic random access memory. Brief description of the figures
[Fig. 1] représente le séquencement de tâches et des tests d’état de fonctionnement lors d’un cycle de calcul selon l’art antérieur ; [Fig. 1] represents the sequencing of tasks and operating state tests during a calculation cycle according to the prior art;
[Fig. 2] représente un logigramme simplifié du procédé selon l’invention; [Fig. 2] represents a simplified flowchart of the method according to the invention;
[Fig. 3] représente une architecture matérielle d’un exemple d’unité de contrôle moteur à deux voies distinctes ; [Fig. 3] shows a hardware architecture of an example of an engine control unit with two separate channels;
[Fig. 4] illustre le séquencement de tâches et des tests d’état de fonctionnement lors d’un cycle de calcul d’après le procédé selon l’invention ; [Fig. 4] illustrates the sequencing of tasks and operating state tests during a calculation cycle according to the method according to the invention;
[Fig. 5] illustre un logigramme d’un mode de réalisation du procédé selon l’invention. [Fig. 5] illustrates a flowchart of an embodiment of the method according to the invention.
Description détaillée de l’invention Detailed description of the invention
Le procédé de supervision 1 , dont le logigramme est illustré à la figure 2, vise à superviser une unité de contrôle moteur 2 à au moins deux voies distinctes 4, 6, dont un exemple d’architecture est illustré la figure 3. The supervision method 1, the flowchart of which is illustrated in FIG. 2, aims to supervise an engine control unit 2 with at least two distinct channels 4, 6, an example of the architecture of which is illustrated in FIG. 3.
Une unité de contrôle moteur 2 à deux voies 4, 6, comprend ainsi, comme on peut le voir sur la figure 3, deux voies 4, 6, c’est-à-dire deux calculateurs. Cette redondance des calculateurs 4, 6 permet d’assurer une résistance à une éventuelle panne pouvant toucher l’un des calculateurs 4, 6. Bien que les deux calculateurs 4, 6 effectuent en parallèle, les mêmes calculs à partir des mêmes données d’entrées (c’est-à-dire, exécutent une même tâche applicative), seul un des calculateurs 4 pilote et régule la turbomachine en calculant les commandes. Ainsi, le calculateur redondant 6, également qualifié de passif, n’envoie aucune commande aux organes constitutifs de la turbomachine. A two-channel engine control unit 2 4, 6 thus comprises, as can be seen in FIG. 3, two channels 4, 6, that is to say two computers. This redundancy of the computers 4, 6 makes it possible to ensure resistance to a possible failure that could affect one of the computers 4, 6. Although the two computers 4, 6 perform in parallel, the same calculations from the same data. inputs (that is to say, execute the same application task), only one of the computers 4 controls and regulates the turbomachine by calculating the commands. Thus, the redundant computer 6, also qualified as passive, does not send any command to the components of the turbomachine.
Les calculateurs 4, 6 de l’unité de contrôle moteur 2 illustrée, présentent une même architecture. The computers 4, 6 of the engine control unit 2 shown have the same architecture.
Premièrement, chaque calculateur 4, 6 comprend des moyens d’exécution d’une tâche applicative donnée. Ces moyens sont répartis dans le cœur numérique 8 du calculateur et la carte de communication 10. First, each computer 4, 6 includes means for executing a given application task. These means are distributed in the digital heart 8 of the computer and the communication card 10.
Le cœur numérique 8 comprend entre autres un microprocesseur 12. La carte de communication 10, participant à la communication inter-calculateur, comprend un premier et un deuxième composants 14, 16. Le premier composant 14, apte à réaliser les calculs de ladite tâche applicative à partir de données d’entrée est dans cet exemple un FPGA, mais peut également être un circuit intégré reprogrammable. Le deuxième composant 16, apte à stocker des données, est une mémoire, de préférence une mémoire vive dynamique. The digital core 8 comprises, among other things, a microprocessor 12. The communication card 10, participating in the inter-computer communication, comprises a first and a second component 14, 16. The first component 14, capable of performing the calculations of said application task. from input data is in this example an FPGA, but can also be a reprogrammable integrated circuit. The second component 16, suitable for storing data, is a memory, preferably a dynamic random access memory.
Le premier composant 14, dans l’exemple un FPGA (en anglais Field-Programmable Gâte Array), permet de cadencer les échanges entre les deux calculateurs 4, 6. Le deuxième composant 16, de préférence une DPRAM (en anglais Dual Ported Random Access Memory
signifiant mémoire vive à double accès), reçoit des signaux du premier composant 14 et stocke des données telles que par exemple des données d’entrée provenant de capteurs, ainsi que des résultats intermédiaires de calculs. The first component 14, in the example an FPGA (in English Field-Programmable Gâte Array), makes it possible to clock the exchanges between the two computers 4, 6. The second component 16, preferably a DPRAM (in English Dual Ported Random Access Memory meaning dual access random access memory), receives signals from the first component 14 and stores data such as, for example, input data coming from sensors, as well as intermediate results of calculations.
La tâche applicative AS, consistant en partie en une pluralité de calculs exécutés successivement entre lesquels s’écoulent des périodes de latence, permet notamment de calculer, à partir de données d’entrée provenant de capteurs par exemple, les courants de commande à destination d’actionneurs d’organes mobiles constitutifs de la turbomachine. De tels actionneurs comprennent par exemple des servovalves électrohydrauliques associées à des vérins ou autres dispositifs. La tâche applicative AS est ainsi exécutée simultanément en parallèle sur chacun des calculateurs 4, 6 de l’unité de commande moteur 2. La tâche applicative AS exécutée sur la première voie 4 et la tâche applicative AS exécutée sur la seconde voie 6 sont aptes à communiquer l’une avec l’autre, par le biais d’un premier 18, deuxième 20 et troisième 22 bus. Le premier bus 18 permet d’échanger des adresses de mémoires de données à récupérer. Le deuxième bus 20 permet d’échanger des données, telles que par exemple des données d’entrées provenant de capteur. Il peut s’agir par exemple de mesures telles que des acquisitions de valeurs de température du moteur. Les résultats des calculs intermédiaires et finaux transitent à travers le deuxième bus 20, du cœur numérique 8, effectuant les calculs, vers la carte de communication 10, émettant les courants calculés par exemple. Le troisième bus permet d’échanger les commandes calculées à partir des données d’entrée. Il s’agit d’un bus dit de contrôle permettant de contrôler les autorisations en lecture et en écriture sur le premier bus 18 et le deuxième bus 20 et cela pour chacun des calculateurs 4, 6. Ce bus de contrôle permet ainsi de séquencer les échanges et de gérer les priorités des opérations de lecture, écriture et d’échange. The application task AS, consisting in part of a plurality of calculations executed successively between which periods of latency elapse, makes it possible in particular to calculate, from input data originating from sensors for example, the control currents intended for 'actuators of mobile components constituting the turbomachine. Such actuators include, for example, electro-hydraulic servo valves associated with jacks or other devices. The AS application task is thus executed simultaneously in parallel on each of the computers 4, 6 of the engine control unit 2. The AS application task executed on the first channel 4 and the AS application task executed on the second channel 6 are able to communicating with each other, through a first 18, second 20 and third 22 bus. The first bus 18 is used to exchange addresses of data memories to be recovered. The second bus 20 allows data to be exchanged, such as, for example, input data from a sensor. These may, for example, be measurements such as acquisitions of engine temperature values. The results of the intermediate and final calculations pass through the second bus 20, from the digital core 8, carrying out the calculations, to the communication card 10, emitting the calculated currents for example. The third bus is used to exchange commands calculated from the input data. This is a so-called control bus making it possible to control the read and write authorizations on the first bus 18 and the second bus 20 and that for each of the computers 4, 6. This control bus thus makes it possible to sequence the exchanges and manage the priorities of read, write and exchange operations.
Le procédé de supervision 1 est exécuté à chaque cycle d’exécution 24 sur chacune des voies, comme cela est illustré sur la figure 4. The supervision method 1 is executed at each execution cycle 24 on each of the channels, as illustrated in Figure 4.
La première étape A du procédé 1 consiste à détecter un symptôme résultant d’une défaillance d’au moins un des composants 14, 16 des deux voies 4, 6. The first step A of method 1 consists in detecting a symptom resulting from a failure of at least one of the components 14, 16 of the two channels 4, 6.
Les symptômes d’une défaillance de composants 14, 16 sur l’une des deux voies 4, 6 sont les suivants : Symptoms of component 14, 16 failure on one of the two channels 4, 6 are as follows:
- Données non arrivées : la tâche applicative AS en attente d’une donnée d’entrée (issue d’un calcul précédent ou d’un capteur) ne reçoit pas la donnée pour réaliser la suite des calculs. - Data not arrived: the AS application task awaiting input data (from a previous calculation or from a sensor) does not receive the data to carry out the rest of the calculations.
- Données erronées : la tâche applicative AS en attente d’une donnée d’entrée (issue d’un calcul précédent ou d’un capteur) reçoit une donnée erronée pour réaliser la suite des calculs, entraînant la réalisation de calculs erronés.
- Données stockées à la mauvaise adresse : à la réception d’une donnée, celle-ci est stockée à une adresse du deuxième composant 16, une mémoire vive dynamique. - Erroneous data: the AS application task awaiting input data (resulting from a previous calculation or from a sensor) receives erroneous data to carry out the rest of the calculations, leading to erroneous calculations. - Data stored at the wrong address: on receipt of a piece of data, it is stored at an address of the second component 16, a dynamic random access memory.
Lorsque l’adresse à laquelle la donnée est stockée est erronée, il peut y avoir deux conséquences : When the address at which the data is stored is incorrect, there can be two consequences:
- donnée non arrivée : à l’adresse à laquelle devait être stockée la donnée, il n’y a aucune donnée utilisable pour les calculs de la tâche applicative AS. - data not arrived: at the address at which the data was to be stored, there is no data that can be used for the calculations of the AS application task.
- donnée erronée : à l’adresse à laquelle devait être stockée la donnée, une - erroneous data: at the address at which the data was to be stored, a
donnée qui y était précédemment stockée est alors utilisée pour la suite des calculs de la tâche applicative AS. data which was previously stored there is then used for the rest of the calculations of the application task AS.
Ces symptômes peuvent avoir deux conséquences. La première conséquence est que la panne observée correspond à une différence de signature sur les deux voies 4, 6, c’est-à-dire que pour une tâche applicative AS donnée, les calculs réalisés sur chacun des calculateurs 4, 6 aboutissent à des résultats différents. La deuxième conséquence est que la panne observée consiste en une perturbation de la communication inter-calculateurs (les données échangées sont erronées ou manquantes). These symptoms can have two consequences. The first consequence is that the failure observed corresponds to a signature difference on the two channels 4, 6, that is to say that for a given AS application task, the calculations carried out on each of the computers 4, 6 result in different results. The second consequence is that the observed failure consists of a disruption of inter-computer communication (the data exchanged is erroneous or missing).
Ainsi, la détection de ces symptômes traduit la défaillance d’au moins un composant 14, 16 d’au moins un des calculateurs 4, 6. Thus, the detection of these symptoms reflects the failure of at least one component 14, 16 of at least one of the computers 4, 6.
La deuxième étape B du procédé consiste alors à détecter une période de latence de la tâche applicative AS. En effet, la tâche applicative AS consistant en une pluralité de calculs à partir de plusieurs données d’entrée, il existe des périodes de latence entre les calculs lors desquelles la tâche applicative AS est en attente de données pour réaliser le calcul suivant. Pendant ces périodes de latence, les ressources des voies 4, 6, c’est-à-dire les premier 4 et second 6 composants, ne sont pas utilisés. Ces périodes de latences peuvent ainsi être exploitées pour réaliser des tests d’état de fonctionnement pour déterminer lequel des premier 14 et second 16 composants du premier 4 et second 6 calculateur est défaillant et est à l’origine du/des symptômes identifiés. The second step B of the method then consists in detecting a latency period of the application task AS. This is because the AS application task consists of a plurality of calculations from several input data, there are latency periods between the calculations during which the AS application task is waiting for data to perform the next calculation. During these latency periods, the resources of channels 4, 6, that is, the first 4 and second 6 components, are not used. These latency periods can thus be exploited to perform operating condition tests to determine which of the first 14 and second 16 components of the first 4 and second 6 computer is faulty and is the cause of the identified symptom (s).
La troisième étape C du procédé 1 consiste alors à exécuter, lors de cette période de latence, un test d’état de fonctionnement d’au moins l’un des premier 14 et second 16 composants. Ce test d’état de fonctionnement est de préférence réalisé sur chacun des composants 14, 16 parallèlement sur les deux voies 4, 6, c’est-à-dire pour les deux calculateurs. Le séquencement des tests d’état de fonctionnement est d’ailleurs visible à la figure 4. Ainsi, plusieurs tests de fonctionnement sont déclenchés lors de des temps de latences de la tâche applicative, en outre de celui déclenché en début de cycle lors de la tâche OS. The third step C of method 1 then consists in performing, during this latency period, an operating state test of at least one of the first 14 and second 16 components. This operating condition test is preferably carried out on each of the components 14, 16 in parallel on the two channels 4, 6, that is to say for the two computers. The sequencing of the operating state tests is moreover visible in FIG. 4. Thus, several operating tests are triggered during the latency times of the application task, in addition to that triggered at the start of the cycle during the OS task.
Les autotests sont des tests dit de type March. Les autotests permettent de tester la capacité en écriture et en lecture de chaque composant. Pour cela, il est écrit successivement un message de type AAAA puis 5555 en hexadécimal respectivement à des adresses de type
5555 puis AAAA en hexadécimal. L’écriture de contenus à ces deux adresses déclenche automatiquement les tests de lecture. Self-tests are so-called March type tests. Self-tests are used to test the write and read capacity of each component. To do this, a message of type AAAA then 5555 is written successively in hexadecimal respectively to addresses of type 5555 then AAAA in hexadecimal. Writing content to these two addresses automatically triggers read tests.
Ces autotests sont réalisés pendant les temps de latence (c’est-à-dire des temps libres) et quasi simultanément à chaque échange sur le bus. These self-tests are carried out during latency times (ie free time) and almost simultaneously with each exchange on the bus.
Ainsi, la tâche applicative AS envoie des instructions, respectivement à chacun des composants 14, 16, pour qu’un test d’état de fonctionnement 26 soit réalisé. En d’autres termes, les tests d’état de fonctionnement 26 sont appelés par la tâche applicative AS de sorte à être exécutés lors des temps de latence. Ainsi, les tests réalisés n’impactent pas le temps de calculs de la tâche applicative AS. Thus, the application task AS sends instructions, respectively to each of the components 14, 16, for an operating state test 26 to be carried out. In other words, the health tests 26 are called by the application task AS so as to be executed during the latency times. Thus, the tests performed do not impact the calculation time of the AS application task.
La quatrième étape D du procédé 1 consiste à déterminer un état du ou des composants 14, 16 pour lesquels un test d’état de fonctionnement 26 a été réalisé. L’état peut être soit un état de défaillance soit un état sain. Ainsi, si, pendant le même cycle ou deux cycles consécutifs, un symptôme est observé et qu’un état défaillant d’un des composants 14, 16 est avéré, alors une corrélation entre le/les symptômes détectés et la/les défaillances du/des composants relevées est faite. The fourth step D of method 1 consists in determining a state of the component (s) 14, 16 for which an operating state test 26 has been carried out. The state can be either a failed state or a healthy state. Thus, if, during the same cycle or two consecutive cycles, a symptom is observed and a failed state of one of the components 14, 16 is found, then a correlation between the symptom (s) detected and the failure (s) of the / of the identified components is made.
Afin de limiter les impacts du composant défaillant identifié, le calculateur comprenant le composant défaillant est isolé. En d’autres termes, suite à un test d’état de fonctionnement ou autotest 26, qui est lancé par la tâche applicative AS, le calculateur comportant une panne détectée et avérée n’exécute plus la tâche applicative AS lors des cycles suivants et ne communique donc plus avec le calculateur considéré comme sain. L’unité de commande moteur 2 devient alors monovoie, la tâche applicative AS n’étant exécutée que sur un seul calculateur considéré comme sain. In order to limit the impact of the identified faulty component, the computer comprising the faulty component is isolated. In other words, following an operating status test or self-test 26, which is started by the application task AS, the computer comprising a detected and proven fault no longer executes the application task AS during the following cycles and does not therefore no longer communicates with the computer considered healthy. The engine control unit 2 then becomes single-channel, the AS application task being executed only on a single computer considered to be healthy.
Suite à cette isolation, pour éviter des arrêts moteur en vol (en anglais In Flight Shutdown - IFSD), lorsqu’une des deux voies 4, 6 est isolée, le lancement des autotests 26 par la tâche applicative AS est suspendu. Ainsi, aucun autotest 26 n’est réalisé sur le calculateur restant, mis à part les autotests 26 réalisés par la tâche OS en début et en fin de cycle. Following this isolation, to avoid engine shutdowns in flight (in English In Flight Shutdown - IFSD), when one of the two channels 4, 6 is isolated, the launch of the self-tests 26 by the application task AS is suspended. Thus, no self-test 26 is performed on the remaining computer, apart from the self-tests 26 performed by the OS task at the start and at the end of the cycle.
La figure 5 illustre par le biais d’un logigramme un autre exemple de procédé 28 selon l’invention. La stratégie globale du système est de déclencher des autotests 26 sur apparition d’un symptôme de l’unité de contrôle 2. La première étape consiste à détecter, comme détaillé précédemment, un symptôme de défaillance suivant lors du cycle j. Les symptômes peuvent être les suivants : FIG. 5 illustrates, by means of a flowchart, another example of the method 28 according to the invention. The overall strategy of the system is to trigger self-tests 26 on the appearance of a symptom of the control unit 2. The first step consists in detecting, as detailed previously, a following failure symptom during cycle j. Symptoms may be:
- Donnée non arrivée : lorsque la tâche applicative AS attend une donnée de manière active, lors d’une période de latence, une donnée non arrivée est détectée dès lors que le temps d’attente de la donnée par la tâche applicative dépasse un temps d’attente maximum. Le temps d’attente maximum est d’au moins 3 ms. - Data not arrived: when the application task AS is actively waiting for data, during a latency period, data that has not arrived is detected when the waiting time for the data by the application task exceeds a time d maximum wait. The maximum wait time is at least 3 ms.
- Ecart de signature entre la première voie 4 et la seconde voie 6 : il s’agit, à la fin de
la tâche applicative AS, de comparer la somme des résultats des calculs effectués par la tâche applicative AS sur les deux voies 4, 6. Cela permet de vérifier que les deux voies 4, 6 réalisent les mêmes calculs. Si la somme est différente sur les deux voies 4, 6, cela signifie qu’il existe, sur au moins l’une des deux voies 4, 6, une utilisation d’une donnée d’entrée de calculs erronée. Etant donné que la somme est réalisée à la fin de la tâche applicative AS, c’est-à- dire d’un cycle, la détection de ce symptôme est effectuée lors du cycle précédent j-1 , pour que les autotests 26 soient lancés lors du cycle j. En d’autres termes, la différence de signature consiste à comparer, à l’issue du cycle précédent j-1 et en parallèle sur les deux voies 4, 6, la somme des calculs de la tâche applicative AS réalisés lors du cycle précédent j-1. Dans le cas d’une détection d’écart de signature lors du cycle précédent j-1 , les étapes B à D du procédé 1 (du logigramme de la figure 2) sont réalisées lors du cycle courant j. - Signature difference between the first channel 4 and the second channel 6: at the end of the AS application task, to compare the sum of the results of the calculations performed by the AS application task on the two channels 4, 6. This makes it possible to verify that the two channels 4, 6 perform the same calculations. If the sum is different on the two channels 4, 6, this means that there is, on at least one of the two channels 4, 6, a use of an erroneous calculation input datum. Given that the sum is carried out at the end of the application task AS, that is to say of a cycle, the detection of this symptom is carried out during the previous cycle j-1, so that the self-tests 26 are launched during cycle j. In other words, the signature difference consists in comparing, at the end of the previous cycle j-1 and in parallel on the two channels 4, 6, the sum of the calculations of the application task AS carried out during the previous cycle j -1. In the case of a signature deviation detection during the previous cycle j-1, steps B to D of method 1 (of the flowchart of FIG. 2) are carried out during the current cycle j.
Lorsque l’un des symptômes ci-dessus est identifié, la tâche applicative AS augmente le nombre de lancements d’autotests 26 lors des périodes de latence afin d’identifier les défaillances des composants pouvant être à l’origine de ce symptôme. Les autotests 26 sont ainsi lancés jusqu’à la fin du cycle d’exécution courant j. When any of the above symptoms are identified, the AS application task increases the number of autotest launches 26 during latency periods in order to identify component failures that may be causing the symptom. The self-tests 26 are thus launched until the end of the current execution cycle j.
Ainsi, en augmentant le nombre d’autotests et en les répartissent lors des périodes de latence du cycle de calcul, la couverture des autotests par conséquent augmentée. Thus, by increasing the number of self-tests and distributing them during the latency periods of the calculation cycle, the coverage of the self-tests consequently increased.
Les défaillances possibles du premier composant 14, le FPGA, sont les suivantes : The possible failures of the first component 14, the FPGA, are as follows:
Microfissure d’une des soudures d’une des 16 branches du composant 14 : certaines microfissures peuvent être non impactantes, excepté lorsque la microfissure impacte la soudure d’une branche correspondante à bit de poids faible ; Microcrack in one of the welds of one of the 16 branches of component 14: some microcracks may be non-impacting, except when the microcrack impacts the weld of a corresponding low-weight bit branch;
Données non mises à jour ; Data not updated;
Défaillances lors de l’accès à la mémoire en lecture et/ou en écriture. Failures when accessing read and / or write memory.
Les défaillances possibles du deuxième composant 16, la DPRAM, sont les suivantes : The possible failures of the second component 16, the DPRAM, are as follows:
Stockage d’une donnée à une mauvaise adresse de la mémoire ; Storing data at the wrong memory address;
Non stockage d’une donnée ; Non-storage of data;
Défaillance interne à la mémoire pouvant être des trois types suivants : court-circuit, faute de couplage et faute de collage. Internal memory fault which can be of the following three types: short circuit, coupling fault and sticking fault.
Dès lors qu’une défaillance est identifiée par le biais des autotests 26, la voie sur laquelle la défaillance est constatée est mise en sécurité, en d’autres termes la voie est isolée. Egalement, la défaillance, ainsi que des informations contextuelles relatives à l’état de l’unité de contrôle tel que par exemple la température, l’état vibratoire, les régimes moteurs, les attitudes de l’avion, l’état de santé du moteur, le numéro de vol et la date de la panne, sont enregistrées dans une mémoire non volatile afin de faciliter les opérations de maintenance. Dans le cas où aucune défaillance composant n’est identifiée, une mise en sécurité est prévue par le procédé de supervision 28. La mise en sécurité d’un calculateur consiste à faire en sorte
que : As soon as a failure is identified by means of the self-tests 26, the channel on which the failure is observed is secured, in other words the channel is isolated. Also, the failure, as well as contextual information relating to the state of the control unit such as for example the temperature, the vibratory state, the engine speeds, the attitudes of the airplane, the state of health of the engine, flight number and date of failure, are recorded in a non-volatile memory to facilitate maintenance operations. In the event that no component failure is identified, a safety lock is provided for by the supervision method 28. The safety of a computer consists in ensuring that than :
la tâche OS n’appelle plus la tâche applicative AS, the OS task no longer calls the AS application task,
les courants de commande ne sont plus calculés et donc plus émis par ce calculateur. La redondance est alors perdue.
the control currents are no longer calculated and therefore no longer emitted by this computer. Redundancy is then lost.
Claims
REVENDICATIONS
1 . Procédé (1 , 28) de supervision d’une unité de contrôle moteur (2) à au moins deux voies distinctes (4, 6) comprenant chacune un calculateur, chacune desdites deux voies (4, 6) comprenant au moins : 1. Method (1, 28) for supervising an engine control unit (2) with at least two distinct channels (4, 6) each comprising a computer, each of said two channels (4, 6) comprising at least:
- des moyens d’exécution d’une tâche applicative (AS) donnée, la tâche applicative (AS) consistant en partie en une pluralité de calculs exécutés successivement entre lesquels s’écoulent des périodes de latence ; - Means for executing a given application task (AS), the application task (AS) consisting in part of a plurality of calculations executed successively between which periods of latency elapse;
- un premier composant (14) apte à réaliser les calculs de ladite tâche applicative (AS), à partir de données d’entrée ; - a first component (14) capable of performing the calculations of said application task (AS), from input data;
- un second composant (16) apte à stocker des données ; - a second component (16) capable of storing data;
la tâche applicative (AS) exécutée par la première voie (4) et la tâche applicative (AS) exécutée par la seconde voie (6) étant aptes à communiquer l’une avec l’autre, le procédé comprenant les étapes suivantes lors d’un cycle d’exécution courant (j) de la tâche applicative (AS) pour chaque voie (4, 6) : the application task (AS) executed by the first channel (4) and the application task (AS) executed by the second channel (6) being able to communicate with each other, the method comprising the following steps during a current execution cycle (j) of the application task (AS) for each channel (4, 6):
a) Détecter une période de latence ; a) Detect a latency period;
b) Exécuter, lors de cette période de latence, un test d’état de fonctionnement (26) d’au moins l’un des premier (14) et second (16) composants; b) Perform, during this latency period, a health test (26) of at least one of the first (14) and second (16) components;
c) Déterminer un état dudit composant (14, 16) correspondant à un état de défaillance ou un état sain. c) determining a state of said component (14, 16) corresponding to a failure state or a healthy state.
2. Procédé (1 , 28) selon la revendication 1 , dans lequel les étapes a) à c) sont réalisées suite à l’étape suivante : 2. Method (1, 28) according to claim 1, wherein steps a) to c) are carried out following the following step:
- Détecter un symptôme résultant d’une défaillance d’au moins un des composants (14, 16) des deux voies (4, 6). - Detect a symptom resulting from a failure of at least one of the components (14, 16) of the two channels (4, 6).
3. Procédé selon la revendication 2, dans lequel le symptôme est une différence de signature entre les deux voies et/ou une perte de communication entre les deux calculateurs (4, 6). 3. The method of claim 2, wherein the symptom is a difference in signature between the two channels and / or a loss of communication between the two computers (4, 6).
4. Procédé selon la revendication 3, dans lequel, si le symptôme détecté est une différence de signature entre les deux voies (4, 6), la détection est réalisée lors d’un cycle d’exécution précédent ( j-1 ) qui précède le cycle d’exécution courant (j). 4. Method according to claim 3, in which, if the symptom detected is a difference in signature between the two channels (4, 6), the detection is carried out during a preceding execution cycle (j-1) which precedes. the current execution cycle (j).
5. Procédé selon la revendication 3 ou 4, dans lequel la différence de signature consiste à comparer, à l’issue du cycle d’exécution courant (j) et en parallèle sur les deux voies (4, 6), la somme des calculs de la tâche applicative (AS) réalisés lors du cycle d’exécution courant (j). 5. The method of claim 3 or 4, wherein the signature difference consists in comparing, at the end of the current execution cycle (j) and in parallel on the two channels (4, 6), the sum of the calculations. of the application task (AS) performed during the current execution cycle (j).
6. Procédé selon la revendication 3, dans lequel, si le symptôme détecté est une perte de communication entre les deux calculateurs (4, 6), la détection est réalisée lors du cycle d’exécution courant (j).
6. Method according to claim 3, wherein, if the symptom detected is a loss of communication between the two computers (4, 6), the detection is carried out during the current execution cycle (j).
7. Procédé selon l’une des revendications précédentes, dans lequel des instructions pour l’exécution du test de l’étape b) sont envoyées par la tâche applicative (AS). 7. Method according to one of the preceding claims, wherein instructions for performing the test in step b) are sent by the application task (AS).
8. Procédé selon l’une des revendications précédentes, dans lequel le premier composant (14) est un circuit intégré reprogrammable ou FPGA. 8. Method according to one of the preceding claims, wherein the first component (14) is a reprogrammable integrated circuit or FPGA.
9. Procédé selon l’une des revendications précédentes, dans lequel le deuxième composant9. Method according to one of the preceding claims, wherein the second component
(16) est une mémoire vive dynamique.
(16) is dynamic random access memory.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1904675A FR3095705B1 (en) | 2019-05-03 | 2019-05-03 | Supervision method of an engine control unit |
PCT/FR2020/050732 WO2020225507A1 (en) | 2019-05-03 | 2020-04-30 | Method for monitoring an engine control unit |
Publications (1)
Publication Number | Publication Date |
---|---|
EP3963458A1 true EP3963458A1 (en) | 2022-03-09 |
Family
ID=67262757
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP20732261.1A Pending EP3963458A1 (en) | 2019-05-03 | 2020-04-30 | Method for monitoring an engine control unit |
Country Status (7)
Country | Link |
---|---|
US (1) | US12119837B2 (en) |
EP (1) | EP3963458A1 (en) |
JP (1) | JP7522764B2 (en) |
CN (1) | CN113785276A (en) |
CA (1) | CA3137976A1 (en) |
FR (1) | FR3095705B1 (en) |
WO (1) | WO2020225507A1 (en) |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH061402B2 (en) | 1987-03-20 | 1994-01-05 | 住友電気工業株式会社 | Multiple system control circuit |
US5144230A (en) * | 1990-11-26 | 1992-09-01 | The Boeing Company | Method and system for testing integrated circuits by cycle stealing |
US6615366B1 (en) | 1999-12-21 | 2003-09-02 | Intel Corporation | Microprocessor with dual execution core operable in high reliability mode |
JP4357373B2 (en) | 2004-06-23 | 2009-11-04 | 株式会社日立製作所 | High reliability control device |
DE102004054231B4 (en) | 2004-11-10 | 2017-05-11 | Dr. Ing. H.C. F. Porsche Aktiengesellschaft | Method for fault detection in the engine control in internal combustion engines with at least two control units |
DE102006057743B4 (en) | 2006-12-07 | 2015-07-30 | Continental Automotive Gmbh | Method for monitoring the functional software of control units in a control unit network |
US20080234919A1 (en) * | 2007-03-16 | 2008-09-25 | Curtis Paul Ritter | Performing application review validation testing for an engine as installed in an application |
US7865770B2 (en) * | 2008-01-10 | 2011-01-04 | Advanced Micro Devices, Inc. | Processor including efficient signature generation for logic error protection |
DE102008005154B4 (en) | 2008-01-18 | 2023-01-26 | Robert Bosch Gmbh | Method and device for monitoring an engine control unit |
EP2440748B1 (en) * | 2009-06-10 | 2013-02-20 | Snecma | Method for testing the protection chain of a turbine engine against overspeed upon starting |
JP2011123545A (en) | 2009-12-08 | 2011-06-23 | Toshiba Corp | Comparison redundancy type information processing apparatus |
US8566633B2 (en) * | 2011-02-10 | 2013-10-22 | GM Global Technology Operations LLC | Method of dynamic allocation on a statically allocated and embedded software architecture |
US8799713B2 (en) * | 2011-03-01 | 2014-08-05 | Texas Instruments Incorporated | Interruptible non-destructive run-time built-in self-test for field testing |
FR2989488B1 (en) * | 2012-04-13 | 2015-02-20 | Commissariat Energie Atomique | DEVICE FOR GENERATING A SIGNATURE AT THE EXECUTION OF A PROGRAM TASK AND METHOD OF COMPARING EXECUTION FLOTS |
JP2017151496A (en) * | 2016-02-22 | 2017-08-31 | ルネサスエレクトロニクス株式会社 | Safety monitoring device, network system, and safety monitoring method |
-
2019
- 2019-05-03 FR FR1904675A patent/FR3095705B1/en active Active
-
2020
- 2020-04-30 US US17/607,259 patent/US12119837B2/en active Active
- 2020-04-30 CN CN202080032398.0A patent/CN113785276A/en active Pending
- 2020-04-30 WO PCT/FR2020/050732 patent/WO2020225507A1/en unknown
- 2020-04-30 EP EP20732261.1A patent/EP3963458A1/en active Pending
- 2020-04-30 CA CA3137976A patent/CA3137976A1/en active Pending
- 2020-04-30 JP JP2021564979A patent/JP7522764B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
JP2022531597A (en) | 2022-07-07 |
CA3137976A1 (en) | 2020-11-12 |
US12119837B2 (en) | 2024-10-15 |
US20230036687A1 (en) | 2023-02-02 |
FR3095705B1 (en) | 2021-05-07 |
WO2020225507A1 (en) | 2020-11-12 |
CN113785276A (en) | 2021-12-10 |
FR3095705A1 (en) | 2020-11-06 |
JP7522764B2 (en) | 2024-07-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1953614B1 (en) | Method of monitoring aircraft engines | |
EP1846824B1 (en) | Test flight on-board processing system and method | |
WO2002014972A2 (en) | Maintenance system for an equipment set | |
CA2740280A1 (en) | Flight-control system and aircraft comprising same | |
FR3025626A1 (en) | BI-TRACK ARCHITECTURE WITH REDUNDANT CCDL LINKS | |
FR2903384A1 (en) | FLIGHT CONTROL SYSTEM FOR AIRCRAFT, AND TEST SYSTEM FOR TESTING SUCH A FLIGHT CONTROL SYSTEM. | |
FR3032545A1 (en) | DEVICE, SYSTEM AND METHOD FOR AIDING THE MAINTENANCE OF AN AIRCRAFT | |
US8374734B2 (en) | Method of controlling an aircraft, the method implementing a vote system | |
FR3047822A1 (en) | REAL-TIME REAL-TIME DIAGNOSTICS OF FAILURE IN AN AIRCRAFT | |
EP3043264A1 (en) | System for controlling a vehicle, in particular an aircraft | |
FR2881306A1 (en) | METHOD FOR NON-INTRUSIVE JOURNALIZATION OF EXTERNAL EVENTS IN AN APPLICATION PROCESS, AND SYSTEM IMPLEMENTING SAID METHOD | |
FR3012636A1 (en) | METHOD FOR NON-REGRESSION OF A DESIGN TOOL OF AN AIRCRAFT ENGINE MONITORING SYSTEM | |
FR3026882A1 (en) | METHOD FOR DETERMINING AT LEAST ONE FAILURE OF AN AIRCRAFT EQUIPMENT AND CORRESPONDING SYSTEM | |
CN109814517A (en) | Method and system for processing fan operation parameters and computer readable storage medium | |
EP3963458A1 (en) | Method for monitoring an engine control unit | |
KR20200052129A (en) | Appartus and method for automatically generating command procedure | |
EP3443425B1 (en) | Method for testing the integrity of the avionics of an aircraft, associated device and computer program product | |
FR3101669A1 (en) | Aircraft engine monitoring device, method and computer program | |
EP0543698A1 (en) | Device for employment of fault information in a single/multi-computer aircraft system | |
WO2020183113A1 (en) | Fault location in a redundant acquisition system | |
FR2891380A1 (en) | Aerodyne failure validation method for use in field of avionics, involves associating avionics equipments and verification tests with each of set of detectable failures, copying memory segments, and verifying equipments | |
US7559002B2 (en) | Multi-thread parallel segment scan simulation of chip element performance | |
CN110456741A (en) | Process Control System, engineering system and operator's system | |
KR102221445B1 (en) | Apparatus for testing communication to controller of flying propellant | |
EP0573314B1 (en) | Control unit or programmable control |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20211123 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) |