EP3655963A1 - Computer implemented system and method of translation of verification commands of an electronic design - Google Patents
Computer implemented system and method of translation of verification commands of an electronic designInfo
- Publication number
- EP3655963A1 EP3655963A1 EP18836208.1A EP18836208A EP3655963A1 EP 3655963 A1 EP3655963 A1 EP 3655963A1 EP 18836208 A EP18836208 A EP 18836208A EP 3655963 A1 EP3655963 A1 EP 3655963A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- electronic design
- translation
- verification
- parameter stored
- implemented method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/3167—Testing of combined analog and digital circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
Definitions
- EDA Electronic design automation
- the method and system are generally related to the verification of analog and mixed signal integrated circuits and more specifically to a system and method to translate verification subroutine commands.
- EDA Electronic design automation
- the electronic design generally comprises at least one of the following levels of circuit information: a system level, an architectural level, a dataflow level, an electrical level, a device level and a technology level and the like.
- Digital signals have discrete input and output values "0" and " 1", occurring at discrete time values, typically tied to a clock signal.
- Digital components which input and output the digital signals typically have static pin outs and interaction protocols.
- Digital blocks comprised of the digital components have well established and well documented physical layouts and electrical interactions. Simulators for digital blocks are discrete time event driven simulators.
- Analog signals generally have continuous input and output values that may vary over time.
- Analog components typically have customizable layouts in order to modify inputs, outputs, triggers, biases, etc. Therefore, due to customization, analog blocks comprised of the analog components may not have as well established or well documented physical layouts or electrical interactions as digital circuits. Simulators for analog blocks generally necessitate continuous time domain simulators.
- Mixed signal blocks are a combination of digital signal blocks and analog signal blocks within a component being simulated.
- the most common options available for simulation are to simulate the component as a grouping of analog blocks, or to separately analyze the analog components/blocks and the digital components/blocks and translate the inputs and outputs at the boundaries of the digital and analog domains for inter-domain communication.
- simulation and verification are two broad categories of circuit review that are related: simulation and verification.
- Simulation is a numerical solution set that predicts the behavior of a circuit. Verification is the systematic pursuit of describing the behavior of a circuit under relevant conditions (functional verification) and over manufacturing process variation (parametric verification).
- verification generally necessitates a much more extensive review of the circuit, its operating conditions, and manufacturing operation variations than a simulation. It is possible to run a large number of simulations without verifying to any significant degree the functionality of a circuit. Verification is the mathematical modeling of circuit behavior and evaluation of circuit performance over a range of conditions. Ultimately, the measure of success of verification is to report how well the circuit design complies with the circuit specification. Analog and mixed signal verification methodology is struggling to keep pace with the complexity, cost, and computational demands of ever-growing analog and mixed signal circuits.
- the present disclosure may allow verification tasks to be defined at a higher level of abstraction.
- the present disclosure may allow efficient capture of complex relationships between stimulus or stimulus assertions and output measurements or output assertions.
- the present disclosure may allow the test of transistor level circuits, circuits implemented with behavioral models, or circuits that contain a combination of behavioral models and transistor level implementations. Standard branch contribution statements cannot be used in conditional, looping, nomenclature or analysis based statements, unless the conditional expression is a constant expression.
- indirect branch contribution statement IBCS
- DBCS direct branch contribution statement
- IBCS indirect branch contribution statement
- IBCS indirect branch contribution statement
- DBCS direct branch contribution statement
- independent branch contribution statements can be used in conditional, looping, nomenclature or analysis based statements or to return different arguments resulting from ongoing analysis.
- the present disclosure includes the concept of high-level indirect branch contribution statements that can include parameters that link back to a specification database. These parameters can include but are not limited to specification limits, test stimulus conditions (for example, a supply voltage), and measurement requirements (for example, a net crossing a certain value).
- the specification database can be accessed and the parameters replaced with the exact corresponding values from the specification database. The other option is to leave the linked parameters in the netlist and access the specification database to extract the parameter values at the time of simulation.
- Valuable design time and computational resources as well as expensive simulator resources may be specifically focused by the disclosed method for translating verification subroutine commands.
- the method makes the capture of complex stimulus as well as capture of output assertions and measurements more efficient.
- the resulting intelligent test benches identify areas that fail verification and, by greatly reducing the need for manual interpretation of results, provide much more immediate feedback to the design team and design management. Improving the test efficiency (i.e., not wasting simulation time and reducing time for output analysis) allows more efficient use of resources.
- the translated commands can access the latest version of the specification and provide traceability from the specification to the resulting verification test and outcome.
- This disclosure is related to translating verification subroutine commands during verification of an electronic design for analog and mixed signal (A/MS) application specific integrated circuits (ASICs) and linking critical parameters back to a specification database.
- A/MS analog and mixed signal
- ASICs application specific integrated circuits
- a computer implemented system and method of translation of verification commands of an electronic design comprises the steps of receiving the electronic design, receiving at least one analog test harness model having at least one indirect branch contribution statement and having at least one specification or measurement parameter from a specification database, translating the at least one indirect branch contribution statement into a plurality of direct branch contribution operators based at least in part upon the at least one analog test harness model and generating a netlist based at least in part upon the translation.
- Figure 1 is a block diagram showing a computer system suitable for practicing the instant disclosure
- Figure 2 is a block diagram showing a computer network system suitable for practicing the instant disclosure
- FIG. 3 depicts an example Low Voltage Dropout (LDO) circuit
- Figure 4 depicts an example amplifier circuit
- Figure 5 depicts a test bench pin out for an amplifier
- Figure 6 depicts a general example hierarchy
- Figure 7 depicts an instance parsed example test hierarchy
- Figure 8 depicts a first example test bench for a power management integrated circuit
- Figure 9 depicts a second example test bench for a power management integrated circuit
- Figure 10 depicts a third example test bench for a power management integrated circuit
- Figure 11 depicts an example mux and opamp having translating verification subroutine commands of an electronic design
- Figure 12 depicts a B level example of translating verification subroutine commands of an electronic design
- Figure 13 depicts a D level example of translating verification subroutine commands of an electronic design
- Figure 14 depicts a hierarchical example of translating verification subroutine commands of an electronic design
- Figure 15 depicts an E level example of translating verification subroutine commands of an electronic design
- Figure 16 depicts a first example of translating verification subroutine commands of an electronic design
- Figure 17 depicts a second example of translating verification subroutine commands of an electronic design
- Figure 18 depicts a third example of translating verification subroutine commands of an electronic design
- Figure 19 depicts a fourth example of translating verification subroutine commands of an electronic design
- Figure 20 depicts a fifth example of translating verification subroutine commands of an electronic design
- Figure 21 depicts a sixth example of translating verification subroutine commands of an electronic design.
- Branch contribution statements are utilized to describe behavior in continuous time between analog nets and ports.
- the direct contribution statement utilizes a branch contribution operator, ⁇ +, to describe a mathematical relationship between one or more analog nets.
- These direct contribution statements utilize arguments that are a constant expression.
- Standard branch contribution statements cannot be used in conditional, looping, nomenclature or analysis based statements, unless the conditional expression is a constant expression.
- IBCS indirect branch contribution statement
- DBCS direct branch contribution statement
- indirect branch contribution statements can be used in conditional and looping constructs that are dynamic with respect to the user's design, design configuration, simulation/analysis configuration, verification state, and verification history.
- Indirect branch contribution statements allow dynamic code that generates direct branch contribution statements based on the content of the netlist.
- AMSTTM Analog Mixed Signal Test
- A/MS analog/mixed- signal
- An AMST is able to efficiently capture complex relationships between stimulus and output assertions.
- Verification models specified in the AMST Language (AMSTLTM) captures higher level commands that are subsequently translated into Verilog-A/AMS.
- Verilog-A, Verilog-AMS, VHDL-AMS, SystemC-AMS or the like which are standardized languages for defining analog and mixed- signal, respectively. It is envisioned that the code could also be used to generate any language standard that supports direct branch contribution statements for analog simulators.
- AMSTL can be used to capture higher level commands with IBCS regardless of whether the resulting translated code will be used in the behavioral model of a circuit or a test harness.
- the value of capturing assertions within an AMST rather than in the behavioral model of the circuit is that the verification commands can be reused regardless of the representation of the circuit.
- the AMP AMST block will execute the same commands and assertions whether the op amp and mux are represented as transistor level schematics or behavioral models.
- the AMP_AMST now serves as verification intellectual property (VIP) that can be reused with these circuits. This concept becomes especially valuable when considering the case of providing analog design intellectual property (IP) to a third party.
- VIP verification intellectual property
- the purchasing party now has verification IP that can be embedded with the purchased IP within a larger SOC.
- This VIP reduces the risk that the purchased design IP will be used incorrectly.
- Verification IP has been a proven concept for digital circuits and top-level inputs and outputs but has not been previously practical to provide with embedded analog IP.
- the language AMSTL is intended to describe behaviors, stimulus, outputs, measurements, etc. for analog mixed signal integrated circuit design and provides higher level constructs than available in standard hardware description languages that are intended for input into analog simulators.
- One benefit is an efficiency improvement based on the availability of IBCS in AMSTL. Additionally, AMSTL code can be parsed to output any desired standard language.
- the module AMST is a behavioral model of analog mixed-signal verification intellectual property and is intended to reside at any level of the hierarchy within the design.
- the module may reside with the IP that it is monitoring, stimulating and/or evaluating.
- the output form of the model (in Verilog-A, Verilog-AMS, VHDL-AMS, etc.) can be input through a netlist into an analog or mixed-signal simulator.
- the AMST can include parameters that link to a specification database.
- the specification database includes at least one of the following types of information: specification limits, measurement conditions, or stimulus conditions.
- a specification limit is the value(s) that describes the limits of the allowed performance for a certain test. For instance, a specification for a SOC may include a specification called supply current.
- the supply current may include a minimum, typical, and/or maximum limit value. For instance, the supply current should never drop below the minimum limit during the test or measurement conditions specified and should never exceed the maximum limit specified.
- the "typical” value is provided as information on how the part performs under normal conditions that are most often defined as performance at room temperature. Strictly speaking, the "typical” value is not a limit of operation.
- Measurement condition is a term that can be used to broadly describe any test condition including stimulus, but for this discussion, measurement condition is used to describe conditions that define when a measurement can be made. For instance, a measurement condition may state that the supply current should be measured only when voltage regulator output on the chip exceeds a certain value.
- a stimulus condition describes a stimulus such as a voltage, current, temperature, etc.
- the supply current measurement may also be defined as when the supply voltage is equal to a specific voltage.
- the supply voltage is a stimulus.
- the goal is for the verification automation to capture the measurement and stimulus requirements for a given measurement as well as monitoring or measuring the parameter being specified so that the suite of verification simulations can indicate that the specification limits have been met.
- These parameters linked to the specification database have unique identifiers. These identifiers provide the opportunity for conclusive traceability regarding the verification activity versus the specification. Typical implementations today for analog verification involve the engineer stating (such as through a graphical interface) that a specific verification test is testing a given specification.
- a verification test and an output measurement name may be associated with a certain specification, but if the specification is changed, there is no mechanism that can automatically update the verification test to match. Nor is there a linkage that allows automatic tracking of changes versus time when the verification test is run. In other words, without the linkage between the specification database and the verification test, the opportunity to automatically determine whether a verification test happened before or after a specification changed is lacking. Also, manual discrepancies can occur where values in the specification and the verification test do not match.
- a netlist is a representation of one or more databases that contain information relevant to a verification project and simulation task including but not limited to: 1) a description of components (e.g. transistors, resistors, capacitors, behavioral model,
- simulation type e.g. transient simulation
- duration e.g. 2ms
- tolerance settings e.g. iabstol ⁇ lOe-10
- any information in the verification database such as expected performance values, signal transitions, signal shape, duty cycle, etc of any signal or element of interest to the verification activity).
- the netlist is the input to a simulation.
- the purpose of a simulation is to predict the behavior of the circuit described in the netlist subject to the stimulus conditions and accuracy criteria specified in the netlist.
- Simulation is an essential part of integrated circuit (IC) design since a) photomasks for IC designs are very expense b) IC manufacturing takes a long time, c) probing of signals internal to a IC is extremely difficult and d) bread-boarding of modem IC designs is impractical.
- a simulation is performed with a simulator.
- SPICE-level simulation digital-level simulation
- mixed-mode simulation there are three approaches to simulating an integrated circuit.
- a SPICE-level simulator reduces the netlist to a set of nonlinear differential algebraic equations which are solved using implicit integration methods, Newton's method, and sparse matrix techniques.
- a SPICE-level simulator conserves charge, satisfies Kirchhoff s Current Law and Kirchhoff s Voltage Law, subject to a set of absolute or relative tolerances.
- a digital simulator reduces the netlist to a set of boolean functions which are triggered by discrete events. Digital simulators do not conserve charge, satisfy Kirchhoff s Current Law or Kirchhoff s Voltage Law. But they can simulate much larger circuits at a higher level of abstraction.
- Mixed-mode (AMS) simulation combines a SPICE-level simulator with a digital simulator.
- a SPICE-level simulator is used to simulate a portion of the design, predicting the net voltages and terminal currents of the components in the SPICE-level partition, while the digital simulator is used to predict the digital outputs of the components in the digital partition.
- the SPICE-level partition and the digital partition are connected with interface elements which, at a basic level, are idealized 1-bit analog to digital converters (for signals going from the SPICE partition to the digital partition) and 1 -bit digital to analog converters (for signals going from the digital partition to the SPICE partition).
- a simulation can produce the following outputs: 1) continuous-time/continuous-value waveforms of net voltages and terminal currents;
- the outputs from the simulation are stored in one or more databases. These outputs are subsequently used to evaluate the suitability of the circuit.
- This process can be manual. A designer can, for example, review waveforms in a graphical waveform viewer. The process can also be automated. A software program can programmatically analyze waveform results and AMST outputs to build a spec compliance matrix which summarizes the set of design objectives that have been satisfied and the set of design objectives that have been failed in the circuit simulation. Because these specification measurements can be linked to specific specifications described for specific measurement or stimulus conditions within the specification database, the results from the verification process can be directly linked to the desired specifications.
- the disclosed system and method of translation of verification commands may solve one or more of the following issues, to allow more efficient use of computer and personnel resources through reduced programming time, to reduce the time lag to market and/or to insure a more focused and thorough verification confirmation.
- Computer System of FIG. 1 illustrates the system architecture, for an exemplary computer system 100, on which the current disclosure may be implemented.
- the exemplary computer system of FIG. 1 is for descriptive purposes only. Although the description may refer to terms commonly used in describing particular computer systems, such as a personal computer, the description and concepts equally apply to other systems, including systems having architectures dissimilar to FIG. 1.
- Computer system 100 typically includes a central processing unit (CPU) 110, which may be implemented with one or more microprocessors, a random access memory (RAM) 112 for temporary storage of information, and a read only memory (ROM) 114 for permanent storage of information.
- CPU central processing unit
- RAM random access memory
- ROM read only memory
- a memory controller 116 is provided for controlling RAM.
- a bus 118 interconnects the components of the computer system.
- a bus controller 120 is provided for controlling the bus.
- An interrupt controller 122 is used for receiving and processing various interrupt signals from the system components.
- Mass storage may be provided by flash 124, DVD 126, or hard disk 128, for example a solid-state drive. Data and software may be exchanged with the computer system via removable media such as the flash drive and DVD.
- the flash drive is insertable into a Universal Serial Bus, USB, drive 130, which is, in turn, connected to the bus by a controller 132.
- the DVD is insertable into DVD drive 134, which is, in turn, connected to bus by controller 136.
- Hard disk is part of a fixed disk drive 138, which is connected to the bus by controller 140.
- User input to the computer system may be provided by a number of devices.
- a keyboard 142 and a mouse 144 are connected to the bus by a controller 146.
- An audio transducer 148 which may act as a microphone and a speaker, is connected to bus by audio controller 150, as illustrated.
- Other input devices such as a pen and/or tablet, may be connected to the bus and an appropriate controller and software.
- DMA controller 152 is provided for performing direct memory access to the system RAM.
- a visual display is generated by video subsystem 154, which controls video display 156.
- the computer system also includes a communications adaptor 158, which allows the system to be interconnected to a local area network (LAN) or a wide area network (WAN) or other suitable network, schematically illustrated by a bus 160 and a network 162.
- LAN local area network
- WAN wide area network
- Operation of the computer system is generally controlled and coordinated by an operating system, such as the Windows and Windows 7 operating systems, available from Microsoft Corporation, Unix, Linux or Apple OS X operating system, to name a few.
- the operating system controls allocation of system resources and performs tasks such as processing scheduling, memory management, networking, and I/O services, among other things.
- FIG. 2 illustrates the system 200 in which the computer user 210 is connected to a network 212 which in turn is connected to the cloud 214 and the compute farm 216.
- FIG. 3 An example schematic of a low voltage dropout (LDO) 300 circuit is shown in FIG. 3.
- the LDO has an amplifier Al, having an inverting input (-input), a non-inverting input (+input) an output, a positive voltage input +V and a negative voltage input -V.
- the LDO circuit has a voltage in Vin and a voltage out Vout.
- the LDO has a power out block Ql, Q2 and R2.
- the LDO feedback circuit is comprised of R3, R4, Dl and Rl.
- the amplifier Al is termed a symbol, the elements Dl, Rl, R2, R3, R4, CI, C2, Ql and Q2 are referred to as primitives.
- FIG. 4 An example schematic of an amplifier Al 400 circuit is shown in FIG. 4.
- Fig. 5 shows a test bench 500 for amplifier Al 510.
- a test bench is a specific configuration of inputs, outputs, test conditions and the like that are run for a device to which it is connected.
- the test bench has an inverting input 512, a non-inverting input 514, a positive power input 516, a negative power input 518 and an output 520.
- the test bench has associated connections, power supplies, IOs, etc. which are referred to as the test bench collateral.
- the portion around the periphery of the circuit is referred to as the verification harness. Pin outs and the operation of the verification harness need to be matched to the circuit under test.
- Fig. 6 shows a general example hierarchy 600 of a Test bench with a device under test, DUT.
- the hierarchy is arranged according to levels, A, B, C and Device and according to instances 1, 2 and 3.
- the connecting lines indicate which models are connected throughout the hierarchy for a specific verification.
- level and instance multiple view types may exist.
- the examples illustrate some possible hierarchical configurations and are not intended to limit the cases and views or view types.
- Integrated circuit design hierarchy is the representation of integrated circuit designs utilizing hierarchical representations. This representation allows for more efficient creation of complex designs that may include millions of components such as transistors, resistors, and capacitors as well as the metal lines that connect the devices.
- the design hierarchy representation used at any given point in the design process may vary based on the design step being performed and the type of design function such as analog, digital, or memory.
- a layout of the design is created so that a representation may be mapped. This mapping allows patterns to be created on individual levels of the mask sets to allow design manufacture.
- the design flow to create the layout representation is very different for analog as compared to digital functional blocks and subsystems.
- Early in the design process there may be large portions of the design that are designed for the first time and do not have any existing layout representations. Other portions of the design may already have been proven, and these may be represented at a higher level of abstraction or in combination may include the layout representation.
- Some common types of design representations referred to here as views may comprise various view types.
- a Schematic view type is a picture of components or blocks with connectivity shown by lines or nets and connections to other levels of the hierarchy through pins.
- a Spice view type is a representation of a component and its associated parameters, possibly including a specific device model that will be instantiated into the spice netlist.
- An LVSExtract is a view type that is created by a tool analyzing the layout view and reverse engineering the individual components and connectivity. Variations of this type of view may also include extracted parasitic components resulting from the physical layout that were not drawn by the designer.
- a Layout view type is a representation of the specific geometries including routing for that portion of the design.
- a VerilogTM view type is a text file that is in standardized VerilogTM format.
- a Verilog-ATM view type is a text file in standardized Verilog-ATM syntax.
- a Verilog- AMSTM view type is a text file in standardized Verilog-AMSTM syntax. View type names may be different depending on the electronic design automation tool provider, examples of which include SpectreHDL and HDL-A.
- FIG. 1 A block at a level of the design hierarchy may include multiple views of the same view type.
- VerilogTM representations of a given block for instance, one with annotated timing based on the layout, one with estimated timing, one without timing, or different levels of design representation such as gate-level or register transfer level (RTL).
- RTL register transfer level
- an analog view may have numerous schematic views: for instance, one that will map to the final transistor-level design, one that includes placement of behavioral blocks for higher level modeling, one that may include parasitic elements from the layout, one that includes interface elements between analog and digital blocks for mixed-signal simulation.
- analog blocks there may be multiple Verilog-ATM or Verilog-AMSTM model views for the same block where models include different functionality and accuracy based on the purpose of different simulation exercises. These multiple views and view types are mapped into configurations that are used for a specific task or analysis.
- a Schematic is a schematic view including the placement of blocks that may be evaluated at the transistor level or at some level of the hierarchy such as a behavioral model.
- a Schematic_behavioral is a schematic view that comprises behavioral elements.
- a Schematic_parasitics is a schematic view that includes parasitic components extracted or estimated from the layout.
- a Spice is a spice view that includes the information implemented in a netlist and a component for a specific analog simulator.
- a Behavioral va is a text view in the Verilog-ATM format that models a specific block for an analog simulator that may evaluate Verilog-ATM
- a Behavioral_vams is a text view in the Verilog-AMSTM format that models a specific block for a mixed-signal simulator that may evaluate Verilog-ATM and Verilog.
- Instance 1 Instance 1
- B2 Instance 1 is modeled with a Schematic behavioral model
- CI, Instance 1 and C2 Instance 1 are modeled using a Schematic model
- CI, Instance 2 and C3 Instance 1 are modeled with a Behavioral va model.
- Devices 1, 2 and 3, instances 1, 2 and 3 are modeled using Spice.
- Device 1, Instance 2 is a dummy device and therefore would not change the simulator matrix.
- Device 1, Instance 2 is placed in the CI, Instance 1 schematic connected as a dummy device and is therefore not part of the Al, Instance 1 matrix that would be stamped in the simulator.
- Whether a change necessitates a verification to be rerun is determined in part by the connections through the hierarchy. In this specific example for general example hierarchy, device under test Al, Instance 1, if Device 1, Instance 2, Schematic view is changed the simulator would not need to be rerun, since the device is a dummy device and would not modify the matrix that would be stamped into the simulator.
- Instance 1 Schematic view forms part of the configuration of the simulator model, and if it is changed and the change is substantive enough to affect the simulator matrix, Test bench 1 would need to be rerun.
- Instance 2 Schematic view would not form a part of the configuration of the simulator model example, therefore if it is changed, Test bench 1 would not need to be rerun.
- Fig. 7 shows some of the different model views that may be chosen from for modeling a power management chip PMIC 700.
- the PMIC testbench has Behavioral vams and Behavioral va levels having stimulus and oututs.
- the PMIC has Schematic and Schematic behavioral levels.
- the LDO, LDO Enable Control and Battery Supervisor are defined at the Schematic, Schematic behavioral and Behavioral vams levels.
- the Voltage Reference, LDO Feedback and LDO Comparator are defined at the Schematic and Behavioral va levels.
- the LDO Amplifier is defined at the Schematic and Schematic_parasitics levels.
- the Behavioral Amplifier and Behavioral Bias are defined at the Behavior va level.
- the LDO Control Logic is defined at the Schematic and VerilogTM levels, and Devices 1 through X are defined at the Spice level.
- Fig. 8 shows a first test hierarchy of the power management chip PMIC described in Fig. 6 for a power management chip 800.
- the figure illustrates a portion of the hierarchy if a Spice primitive component configuration is defined.
- Device 1, Instance 2 is a dummy device in this model and would not change the simulator matrix.
- Fig. 9 shows a second test hierarchy of the power management chip PMIC described in Fig. 7 for a power management chip 900.
- the figure illustrates a portion of the hierarchy for one possible mixed configuration with some analog behavioral level models, some VerilogTM representations and some Spice primitive components.
- Fig. 10 shows a third test hierarchy of the power management chip PMIC described in Fig. 7 for a power management chip 1000.
- the figure illustrates a portion of the hierarchy if a behavioral configuration is defined.
- Fig. 11 depicts a simple example of an operational amplifier with some typical features of an amplifier included within a larger system-on-a-chip (SOC). Even this simple example can demonstrate the increasing complexity of today's verification challenges for mixed-signal designs. Feeding the inputs to the amplifier is a simple multiplexer (mux).
- the control signal IN_CTRL to the mux will serve as a digital input signal to a series of logic gates within the mux block.
- the power supply connection is also to the analog supply voltage AVDD and GND. Note that it is not unusual on complex SOC's to have multiple internal power supplies. Even for the analog blocks there may be options such as different power supply levels. In other cases, the same voltage level may be supplied, but one supply source may be used for critical blocks that may be susceptible to any noise on the supply line. Other blocks that are noisier (typically due to functions such as high frequency switching), may be connected to a different supply source that is the same voltage level. For this reason, digital blocks are almost always powered separately from analog blocks. In addition, with the increasing importance of reducing power, some power supplies may be turned off during various operating modes.
- Another common configuration within a larger chip is to have a common block that provides many of the biasing currents required by analog functions.
- the amplifier has an input for a luA bias current.
- Other common options include signals for trim and control or programmability.
- the amplifier has 2 control bits, GAIN CTRL ⁇ 1 :0>, that can set a gain value and 3 bits, GAIN_TRIM ⁇ 2:0>, that would slightly tune the gain value. Trim is typically performed when each device is tested and is used to compensate for manufacturing process variations and match the desired gain values to specified values as closely as possible.
- GAIN CTRL is a programmability feature to pick the best gain setting for a specific application.
- ENABLE signal allows the amplifier to be powered on or off while the chip is operating. These types of controls are often provided to minimize power consumption, allow for clean power up sequences of the chip, and to provide protection during fault conditions.
- FIG. 6 For this simple example within the context of a larger SOC and a top-level test bench for this SOC.
- This test bench may be one of many test benches for the chip, but this example can show how verification intellectual property developed for the amplifier can be leveraged even from a top-level test bench.
- the hierarchical concepts illustrated in Figure 6 can be populated to show how an example test bench can be built.
- Al from Figure 6 will represent the top-level test bench that includes the chip, all the necessary circuits or models to represent the system inputs, output loads, and external power supplies or other components for the chip, as well as portions of the tests configuration that can be described programmatically through software.
- This example hierarchy can be seen in the diagram in Figure 6. As discussed previously, each item in the hierarchy can be represented by multiple types of views depending on the information available and the intended purpose of the block.
- the second level of hierarchy in this example that correlates to level "B" in Figure 6 will include all the elements placed in this top-level test bench.
- the first element will be the chip itself.
- the chip is identified as cell Bl .
- B2 could be a cell that contains circuits or models to represent the system inputs to the chip.
- B3 could be a cell that contains circuits or models to represent the system provided power supplies and system output loads seen by the chip.
- B4 in this example will be a block written in software to connect either directly to pins of the chip or other blocks, provide values to any parameterized functions within any of the blocks, and/or monitor and measure specific performances during the simulation. In this simplified example, only signals that lead to the creation of the signals in the lower level example amplifier block are included.
- This block B4 (or blocks) that can be captured in software will typically use high- level languages targeted at integrated circuit design (SystemVerilog, Verilog, Verilog-AMS, Verilog-A, SystemC, VHDL, etc.) but can also leverage more general languages and scripts such as C, C++, TCL, PERL, etc.
- the software portions may create stimulus, define design values for parameters in existing circuit or system blocks, or measure and monitor performance throughout the simulation.
- the Universal Verification Methodology (UVM) for SystemVerilog includes common constructs for defining monitoring and scoreboard functions as well as defining stimulus.
- Digital verification methodology also includes numerous specific pieces of verification intellectual property (VIP) that are targeted to specific functions or protocols.
- VIP verification intellectual property
- VDD EXT is being generated by Verilog-A code within the TOP AMST. Then VDD EXT is an input for the SUPPLIES AND OUTPUTS block. That block then outputs VDD which is connected to the SOC as the primary external power supply.
- the system inputs are generated within the INPUTS block and then passed through the TOP AMST block before connecting to the SOC. Passing the inputs through the test harness allows both the voltage and current of the input signals to be monitored (or used as parameters for other calculations) throughout the simulation. Similarly VOUT from the SOC is passed through the TOP AMST before entering the SUPPLIES AND OUTPUTS block. Finally, the VOUT EXT is fed from the SUPPLIES AND OUTPUTS block to the TOP AMST for monitoring.
- the decisions on which signals should be passed through the AMST test harness blocks are highly dependent on the system and the amount of circuits/models required around the chip to adequately represent the full system. Ultimately these decisions are driven by the system design and the verification plan.
- Fig. 13 signals at lower levels of the hierarchy cannot be accessed unless those signals are brought to a pin at the top-level.
- Instance Bl which represents the chip.
- the next level of the chip's hierarchy will contain CI, the chip core, and C2, the chip_pad_ring. Then push down into CI to see Dl, the amp core subsystem from above; D2, pwr mgt (power management functions for the chip); and D3, digital control.
- Fig. 15 Further descending into the amp core subsystem shows the subsystem elements: El, the mux; E2, the amp; and E3, the amp_AMST which is a VerilogAMS block containing verification IP for this subsystem.
- arFactStateValRef ' [0, SglAvddValObj]
- arFactStateDurRef ' [0.50, 0.50]
- loDtrimVal21oAvssValBitO 0;
- loDtrimVal21oAvssValBitl 0;
- loDtrimVal21oAvssValBit2 0;
- loDtrimVal21oAvssValBitO 0;
- loDtrimVal21oAvssValBitO glAvddValDbl;
- loDtrimVal21oAvssValBitl 0;
- loDtrimVal21oAvssValBitl glAvddValDbl;
- loDtrimVal21oAvssValBit2 0;
- loDtrimVal21oAvssValBit2 glAvddValDbl;
- This voltage measurement is true whenever the output node VBG is between 0.850 and 0.900. This measurement is performed and evaluated at every time step of the simulation.
- loIb_750n_amst_inValBitO 0;
- loCurIb_750n_amst_inOAboveMinl 0;
- loCurIb_750n_amst_inOAboveMaxl 0;
- loAssertOutOnl 0;
- ZIP_ICROSS_TO_BLN (Ib_750n_AMST_IN[0], NEG_Ib_750n_amst_inO, arCurIb_750n_amst_inOMaxl, loCurIb_750n_amst_inOAboveMaxl);
- loConditionl (loVolEnGndAboveMinl && ! loVolEnGndAboveMaxl); if (loConditionl && !loOldConditionl) begin
- loAssertOutOnl 0;
- loAssertl (loCurIb_750n_amst_inOAboveMinl &&
- loMeasurel loAssertl
- loOldConditionl loConditionl
- Fig. 16 illustrates an electronic design to netlist computer implemented method 1600 of translation of verification commands of an electronic design that comprises the steps of receiving 1610 the electronic design and receiving 1612 at least one analog test harness model having at least one indirect branch contribution statement and having at least one of at least one specification parameter stored in at least one specification database and at least one stimulus parameter stored in at least one specification database and at least one measurement parameter stored in at least one specification database.
- the method also comprises the steps of translating 1614 the at least one indirect branch contribution statement into a plurality of direct branch contribution operators based at least in part upon the at least one analog test harness model and the at least one of at least one specification parameter stored in at least one specification database and at least one stimulus parameter stored in at least one specification database and at least one measurement parameter stored in at least one specification database and generating 1616 a netlist based at least in part upon the translation.
- the electronic design may encompass multiple levels of hierarchy.
- the analog test harness may exist as a module at the lowest level, in which it acts as a packaged test- bench along with the circuit to any of the hierarchical levels. Referring back to Fig. 6, the electronic design would encompass each connected block in the figure which incorporates different hierarchical levels.
- the top level hierarchy is Al
- the next level of hierarchy is B
- B which includes Bl and B2 and underneath the B hierarchy is the C hierarchy having CI, C2 and C3.
- the model is comprised of Schematic and Spice models.
- the model encompasses Schematic_behavioral and Behavioral va models.
- the analog test model would be connected to Al, instance 1 level and would be connected through the netlist, connecting lines to each of the components under test.
- the indirect branch contribution statements may be looping in which a sequence of instructions are repeated until an exit condition is met.
- the indirect statement may also be conditional in which an action is taken based on a true or false Boolean condition, nomenclature based in which the naming of the input, output or device is parsed and infers a set of instructions and analysis based in which either an output or input to a net is analyzed and a decision is made based upon the analysis.
- the analog test harness model may be located at any level in the hierarchy of the design from the top block level to an individual circuit and the like.
- One example of the analog test harness model is one in which it is described within a low level block and forms a module within the design in which the testing module is included within the individual block.
- One possible benefit associated with including the analog test harness model within an individual block is that it may be sent with the circuit design to support a self-verification within the module.
- the test harness model may be connected by net or port names used within the test harness and not physically placed in the schematic, but the test harness model will be included in the netlist. This approach is often used within analog and mixed-signal design to include information that can be managed more easily as a separate text file but will be included within the netlist.
- the netlist provides the connectivity of the electronic design, in essence which terminals on one device are connected to which terminals on another device.
- the netlist may also contain device specifics for each of the devices.
- the translation of the indirect branch contribution statement into multiple direct branch contribution operators based on the analog test harness model is a conversion of one blanket statement into a series of individual statements that encompass the span of the blanket statements. In essence on statement “index conditions ⁇ l : 10>” would be broken into “condition 1", “condition 2” ... "condition 10".
- Fig. 17 illustrates an electronic design to netlist computer implemented method 1700 of translation of verification commands of an electronic design which comprises the steps of, receiving 1710 a representation of the electronic design and receiving 1712 along with the representation of the electronic design, at least one analog test harness model having at least one indirect branch contribution statement and having at least one of at least one specification parameter stored in at least one specification database and at least one stimulus parameter stored in at least one specification database and at least one measurement parameter stored in at least one specification database.
- the method further comprises translating 1714 the at least one indirect branch contribution statement into a plurality of direct branch contribution operators based at least in part upon the at least one analog test harness model and the at least one of at least one specification parameter stored in at least one specification database and at least one stimulus parameter stored in at least one specification database and at least one measurement parameter stored in at least one specification database and the electronic design and generating 1716 a netlist based at least in part upon the translation.
- a netlist based at least in part upon the translation.
- the at least one analog test harness model may have at least one stimulus, at least one stimulus assertion, at least one output assertion and/or at least one output measurement.
- the representation of the electronic design may be analog or mixed signal, may comprise at least one transistor level circuitry, at least one behavioral modeled circuitry, at least one circuit based upon at least one parasitic model based at least in part upon a physical design and/or at least one behavioral modeled circuit.
- FIG. 18 illustrates an electronic design to netlist computer implemented method 1800 of translation of verification commands of an electronic design that comprises the steps of receiving 1810 a representation of the electronic design, receiving 1812 at least one analog test harness model having at least one of at least one stimulus and at least one stimulus assertion and having at least one of at least one specification parameter stored in at least one specification database and at least one stimulus parameter stored in at least one specification database and at least one measurement parameter stored in at least one specification database and receiving 1814 at least one verification subroutine command for the electronic design, the at least one verification subroutine command having at least one indirect branch contribution statement.
- the method also comprises the steps of translating 1816 the at least one verification subroutine command into corresponding standardized analog hardware description language based at least in part upon the at least one verification subroutine command, the at least one analog test harness model and the at least one of at least one specification parameter stored in at least one specification database and at least one stimulus parameter stored in at least one specification database and at least one measurement parameter stored in at least one specification database and the electronic design and generating 1818 a netlist based at least in part upon the translation.
- a stimulus assertion may define property definitions, constraints and the like within an electronic system. Referring back to Fig. 8, the electronic design would encompass each of the connected blocks following the PMIC testbench, and at least one analog test harness model would pertain to the block marked PMIC testbench.
- the netlist for that model would indicate each connection, connecting line in Fig. 8.
- the hierarchies associated with this design indicate that the LDO, Battery Supervisor and Voltage Reference blocks are lower in hierarchy than the PMIC block. Additionally, this model primarily reviews the schematic portion of the design. The ability to translate at least one indirect branch contribution statement into a plurality of direct branch contribution operators may increase the efficiency of reviewing each of the hierarchies and each of the portions of the design for each block in the design.
- the standardized analog hardware description language may comprise at least of at least one of Verilog-ATM syntax and Verilog-AMSTM syntax.
- the at least one analog test harness model may have at least one of at least one output assertion and at least one output measurement.
- Fig. 19 illustrates an electronic design to a netlist via verification subroutines of a computer implemented method 1900 of translation of verification commands of an electronic design which comprises the steps of, receiving 1910 a representation of the electronic design, receiving 1912 at least one analog test harness model having at least one of at least one output assertion and at least one output measurement and having at least one of at least one specification parameter stored in at least one specification database and at least one stimulus parameter stored in at least one specification database and at least one measurement parameter stored in at least one specification database and receiving 1914 at least one verification subroutine command for the electronic design, the at least one verification subroutine command having at least one indirect branch contribution statement.
- the method also comprises the steps of translating 1916 the at least one verification subroutine command into corresponding at least one of standardized analog hardware description language based at least in part upon the at least one verification subroutine command, the at least one analog test harness model and the at least one of at least one specification parameter stored in at least one specification database and at least one stimulus parameter stored in at least one specification database and at least one measurement parameter stored in at least one specification database and the electronic design and generating 1918 a netlist based at least in part upon the translation.
- the electronic design would encompass each of the connected block following the PMIC testbench, and at least one analog test harness model would pertain to the block marked PMIC testbench.
- the netlist would indicate the connectivity, shown by the lines connecting each of the blocks.
- the hierarchies associated with this design indicate that the LDO, Battery Supervisor and Voltage Reference blocks are lower in hierarchy than the PMIC block.
- This model reviews the schematic, schematic behavioral and behavioral. va aspects of the model. Though the overall electronic design is the same as in Fig. 8, what is tested, the hierarchies and connectivity are different. The ability to translate at least one indirect branch contribution statement into a plurality of direct branch contribution operators aids in reviewing the different models and hierarchies in a more thorough manner.
- the standardized analog hardware description language may comprise at least of at least one of Verilog-ATM syntax and Verilog-AMSTM syntax.
- the at least one verification subroutine command may have at least one specification subset.
- the at least one analog hamess model may validate the at least one specification subset based at least in part upon the at least one of at least one output assertion and at least one output measurement.
- the at least one specification subset may have a data transformation.
- Fig. 20 illustrates an electronic design through extracted data comparison computer program product embodied on a non-transitory computer usable medium 2000, the non-transitory computer usable medium having stored thereon a sequence of instructions which, when executed by a processor causes the processor to execute a method of translation of verification commands of an electronic design, the method comprises the steps of, receiving 2010 at least one analog test harness model having at least one of at least one stimulus and at least one stimulus assertion and wherein the at least one analog test harness model having at least one of at least one specification parameter stored in at least one specification database and at least one stimulus parameter stored in at least one specification database and at least one measurement parameter stored in at least one specification database with at least one of said parameters treated as a parameterized variable and receiving 2012 at least one verification subroutine command for the electronic design, the at least one verification subroutine command having at least one indirect branch contribution statement.
- the method also comprises the steps of retrieving 2014 at least one rule based at least in part on the at least one analog test harness and the at least one verification subroutine command and translating 2016 the at least one verification subroutine command into corresponding to at least one of standardized analog hardware description language based at least in part upon the at least one verification subroutine command, the retrieved at least one rule, the at least one analog test harness model, the at least one of at least one specification parameter stored in at least one specification database and at least one stimulus parameter stored in at least one specification database and at least one measurement parameter stored in at least one specification database with at least one of said parameters treated as a parameterized variable and the electronic design.
- the method further comprises the steps of generating 2018 a netlist based at least in part upon the translation, electrically simulating 2020 at least one subcomponent utilizing at least in part the at least one analog test harness model, extracting 2022 at least one performance attribute of the electronic design undergoing the electrical simulation and comparing 2024 the extracted at least one performance attribute and at least one output measurement.
- the electronic design would encompass each of the connected blocks following the PMIC testbench, and at least one analog test harness model would pertain to the block marked PMIC testbench.
- the PMIC hierarchy and the LDO, Battery Supervisor and Voltage Reference hierarchies are reviewed. At the highest level the PMIC is reviewed at the schematic level and the LDO at the Behavioral vams, the Battery Supervisor at the Behavioral vams and the Voltage reference at the Behavioral_va level.
- the computer program product may further comprise the steps of fixing the at least one parameterized variable, of varying the at least one parameterized variable in at least one separate simulation run and/or varying the at least one parameterized variable within at least one simulation run.
- the at least one performance attribute may be extracted during the simulation or extracted after the simulation.
- the at least one analog test harness model may have at least one of at least one output assertion and at least one output measurement.
- 21 illustrates an electronic design through extracted data comparison of computer program product embodied on a non-transitory computer usable medium 2100, the non-transitory computer usable medium having stored thereon a sequence of instructions which, when executed by a processor causes the processor to execute a method of translation of verification commands of an electronic design, the method comprises the steps of, receiving 2110 at least one analog test harness model having at least one of at least one output assertion and at least one output measurement, wherein the at least one analog test harness model having at least one of at least one specification parameter stored in at least one specification database and at least one stimulus parameter stored in at least one specification database and at least one measurement parameter stored in at least one specification database with at least one of said parameters treated as a parameterized variable and receiving 2112 at least one verification subroutine command for the electronic design, the at least one verification subroutine command having at least one indirect branch contribution statement.
- the method also comprises the steps of retrieving 2114 at least one rule based at least in part on the at least one analog test harness and the at least one verification subroutine command, translating 2116 the at least one verification subroutine command into corresponding to at least one of standardized analog hardware description language based at least in part upon the at least one verification subroutine command, the retrieved at least one rule, the at least one analog test harness model, the at least one of at least one specification parameter stored in at least one specification database and at least one stimulus parameter stored in at least one specification database and at least one measurement parameter stored in at least one specification database with at least one of said parameters treated as a parameterized variable and the electronic design and generating 2118 a netlist based at least in part upon the translation.
- the method further comprises the steps of electrically simulating 2120 at least one subcomponent utilizing at least in part the at least one analog test harness model, extracting 2122 at least one performance attribute of the electronic design undergoing the electrical simulation and comparing 2124 the extracted at least one performance attribute and the at least one of at least one output assertion and at least one output measurement.
- the electronic design would encompass each of the connected blocks following the PMIC testbench, and at least one analog test harness model would pertain to the block marked PMIC testbench.
- the PMIC hierarchy and the LDO, Battery Supervisor and Voltage Reference hierarchies are reviewed. At the highest level the PMIC is reviewed at the schematic level and the LDO at the Behavioral vams, the Battery Supervisor at the Behavioral vams and the Voltage reference at the Behavioral va level.
- the standardized analog hardware description language may comprise at least one of Verilog-ATM and Verilog-AMS.
- the method may further comprise the steps of modifying the at least one analog test harness model based at least in part upon a designated outcome, modifying the at least one verification subroutine command based at least in part upon a designated outcome and/or modifying the at least one parameterized variable.
- the electronic design may result in at least one of at least one active circuit and at least one passive circuit, wherein the electronic design resulting in at least one active circuit may adjust at least one of at least one gain and at least one direction of at least one electrical signal.
- the at least one verification subroutine command may have at least one specification subset and the at least one analog harness model may validate the at least one specification subset based at least in part upon the at least one of at least one output assertion and at least one output measurement.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/654,469 US10402505B2 (en) | 2014-05-09 | 2017-07-19 | Computer implemented system and method of translation of verification commands of an electronic design |
PCT/US2018/042793 WO2019018589A1 (en) | 2017-07-19 | 2018-07-19 | Computer implemented system and method of translation of verification commands of an electronic design |
Publications (2)
Publication Number | Publication Date |
---|---|
EP3655963A1 true EP3655963A1 (en) | 2020-05-27 |
EP3655963A4 EP3655963A4 (en) | 2021-04-14 |
Family
ID=65016230
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP18836208.1A Pending EP3655963A4 (en) | 2017-07-19 | 2018-07-19 | Computer implemented system and method of translation of verification commands of an electronic design |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP3655963A4 (en) |
JP (1) | JP2020528181A (en) |
WO (1) | WO2019018589A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116108778B (en) * | 2023-01-12 | 2024-03-01 | 上海合见工业软件集团有限公司 | Component layering method, device and medium for digital circuit schematic diagram |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07282121A (en) * | 1994-04-11 | 1995-10-27 | Hitachi Ltd | Simulation input method |
US8326592B2 (en) * | 2007-12-21 | 2012-12-04 | Cadence Design Systems, Inc. | Method and system for verifying electronic designs having software components |
US8201137B1 (en) * | 2009-03-06 | 2012-06-12 | Cadence Design Systems, Inc. | Method and apparatus for AMS simulation of integrated circuit design |
US8639981B2 (en) * | 2011-08-29 | 2014-01-28 | Apple Inc. | Flexible SoC design verification environment |
US9715566B2 (en) * | 2014-05-09 | 2017-07-25 | Zipalog, Inc. | Computer implemented system and method of translation of verification commands of an electronic design |
US9886536B2 (en) * | 2015-04-27 | 2018-02-06 | Zipalog, Inc. | System and method for passive verification |
-
2018
- 2018-07-19 EP EP18836208.1A patent/EP3655963A4/en active Pending
- 2018-07-19 WO PCT/US2018/042793 patent/WO2019018589A1/en unknown
- 2018-07-19 JP JP2020502272A patent/JP2020528181A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
EP3655963A4 (en) | 2021-04-14 |
JP2020528181A (en) | 2020-09-17 |
WO2019018589A1 (en) | 2019-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6893232B2 (en) | Computer-implemented method and recording medium for translation of electronic design verification commands | |
US11657201B2 (en) | Computer implemented system and method of identification of useful untested states of an electronic design | |
US11704448B2 (en) | Computer implemented system and method of translation of verification commands of an electronic design | |
US10963608B2 (en) | System and method for passive verification | |
US9536028B2 (en) | Method and system of change evaluation of an electronic design for verification confirmation | |
EP3655963A1 (en) | Computer implemented system and method of translation of verification commands of an electronic design | |
JP2017516224A (en) | Computer-implemented system and method for identifying useful untested states of electronic design | |
Sundar et al. | Assertion based self-checking of analog circuits for circuit verification and model validation in SPICE and co-simulation environments |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20200213 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
A4 | Supplementary search report drawn up and despatched |
Effective date: 20210316 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G16C 10/00 20190101AFI20210310BHEP Ipc: G01R 31/3167 20060101ALI20210310BHEP Ipc: G06F 30/33 20200101ALI20210310BHEP Ipc: G06F 30/367 20200101ALI20210310BHEP Ipc: G01R 31/28 20060101ALI20210310BHEP |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20230425 |