EP3461236B1 - Verfahren zur inbetriebnahme einer einheit aus mindestens zwei dimmern - Google Patents

Verfahren zur inbetriebnahme einer einheit aus mindestens zwei dimmern Download PDF

Info

Publication number
EP3461236B1
EP3461236B1 EP18194403.4A EP18194403A EP3461236B1 EP 3461236 B1 EP3461236 B1 EP 3461236B1 EP 18194403 A EP18194403 A EP 18194403A EP 3461236 B1 EP3461236 B1 EP 3461236B1
Authority
EP
European Patent Office
Prior art keywords
dimmer
time interval
cycle
transistor
control signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP18194403.4A
Other languages
English (en)
French (fr)
Other versions
EP3461236A1 (de
Inventor
Steve Muller
Christophe Poisson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hager Controls SAS
Original Assignee
Hager Controls SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hager Controls SAS filed Critical Hager Controls SAS
Publication of EP3461236A1 publication Critical patent/EP3461236A1/de
Application granted granted Critical
Publication of EP3461236B1 publication Critical patent/EP3461236B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
    • H05B41/14—Circuit arrangements
    • H05B41/36—Controlling
    • H05B41/38—Controlling the intensity of light
    • H05B41/39—Controlling the intensity of light continuously
    • H05B41/392—Controlling the intensity of light continuously using semiconductor devices, e.g. thyristor
    • H05B41/3921—Controlling the intensity of light continuously using semiconductor devices, e.g. thyristor with possibility of light intensity variations
    • H05B41/3924—Controlling the intensity of light continuously using semiconductor devices, e.g. thyristor with possibility of light intensity variations by phase control, e.g. using a triac
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/12—Regulating voltage or current wherein the variable actually regulated by the final control device is ac
    • G05F1/40—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices
    • G05F1/44—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices semiconductor devices only
    • G05F1/45—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices semiconductor devices only being controlled rectifiers in series with the load
    • G05F1/455—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices semiconductor devices only being controlled rectifiers in series with the load with phase control
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B39/00—Circuit arrangements or apparatus for operating incandescent light sources
    • H05B39/04—Controlling
    • H05B39/08—Controlling by shifting phase of trigger voltage applied to gas-filled controlling tubes also in controlled semiconductor devices
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/10—Controlling the intensity of the light
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/30—Driver circuits
    • H05B45/37—Converter circuits
    • H05B45/3725—Switched mode power supply [SMPS]
    • H05B45/382—Switched mode power supply [SMPS] with galvanic isolation between input and output
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/50—Circuit arrangements for operating light-emitting diodes [LED] responsive to malfunctions or undesirable behaviour of LEDs; responsive to LED life; Protective circuits
    • H05B45/59—Circuit arrangements for operating light-emitting diodes [LED] responsive to malfunctions or undesirable behaviour of LEDs; responsive to LED life; Protective circuits for reducing or suppressing flicker or glow effects
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B47/00—Circuit arrangements for operating light sources in general, i.e. where the type of light source is not relevant
    • H05B47/10—Controlling the light source
    • H05B47/175—Controlling the light source by remote control
    • H05B47/18—Controlling the light source by remote control via data-bus transmission

Definitions

  • the present invention relates to a method of operating a set of at least two light dimmers, called first dimmer, preferably master dimmer, and second dimmer, preferably slave dimmer, connected in parallel between a source of light. current and a light source.
  • Each of the variators comprises at least one transistor, preferably a transistor of the MOSFET type.
  • Such dimmers can be used to vary the luminous intensity of the light emitted by the light source, including compact fluorescent lamps and light emitting diode lamps, which nowadays largely replace traditional incandescent bulbs, in particular because that they consume much less energy.
  • the variable power supply of the light loads is carried out in practice by means of an output signal cut in the phase according to a cut mode which depends on the nature of the load, that is to say whether it is acts of a rather resistive, inductive or capacitive load.
  • existing variators generally offer at least two operating modes, that is to say an operating mode called angle cut-off and a so-called angle conduction operating mode.
  • WO 2017/093425 A2 discloses a drive in which many loads can be driven independently but can be controlled jointly.
  • These dimmers connected in parallel can be arranged to jointly control the light load using a method of operating all of the dimmers.
  • the dimmers connected in parallel between the current source and the light source are closed to supply power.
  • the light source in electrical energy.
  • all dimmers are opened to interrupt the supply of electrical energy to the light source. It is essentially the relationship between the duration of the first time interval and the duration of the second time interval that determines the light intensity emitted by the light source as perceived by a user.
  • the energy dissipated due to the ohmic resistance of the different drives can be distributed among each of the drives.
  • the object of the present invention is to overcome the drawbacks of the prior art and to propose a method of operating a set of at least two light dimmers, in which the dimmers have a reduced bulk.
  • the subject of the invention is a method for putting into operation a set of at least two light dimmers, called the first dimmer, preferably master dimmer, and second dimmer, preferably slave dimmer, connected in parallel.
  • the current source being able to supply a current having a period
  • each variator comprising at least one transistor, preferably of the MOSFET type.
  • each of the transistors of the at least two variators is closed so as to switch on the light source.
  • each of the transistors of the at least two dimmers is opened so as to extinguish the light source.
  • the first time interval and the second time interval occur for each current half-period.
  • the second time interval succeeds the first time interval in the observed half-period.
  • the method according to the invention is characterized in that, from at least two successive cycles, namely a first cycle and a second cycle, in the first cycle, between the first time interval and the second time interval, the transistor of the first variator is opened after the transistor of the second variator opens, and in that in the second cycle, between the first time interval and the second time interval, the transistor of the second variator is opened after the opening of the transistor of the first drive.
  • Each cycle may have an equal number of first and second intervals occurring alternately.
  • the first cycle and the second cycle can also occur alternately, i.e. each first cycle follows a second cycle and each second cycle follows a first cycle.
  • the first cycle and / or the second cycle occur during a natural integer number of current periods, preferably during a single current period.
  • the assembly comprises a third variator and the method comprises a third cycle.
  • the method can comprise an additional cycle for each additional variator present in the assembly.
  • the first variator comprises a control signal transmitter and the second variator comprises a control signal receiver
  • the operating method is characterized in that, for each current period, a signal of command is generated and sent using the command signal transmitter to the command signal receiver to synchronize the second drive to the first drive.
  • the first drive acts as master drive and the second drive acts as slave drive, since the slave drive synchronizes with the master drive, by interpreting the control signal received by the slave drive.
  • the communication between the control signal transmitter and the control signal receiver takes place through a dedicated transmission channel.
  • This dedicated transmission channel can be achieved using a wired link between the first variator and the second variator, preferably a wire link that is galvanically separated from the transistors of the different variators, or by means of a radiofrequency link between the control signal transmitter and the control signal receiver.
  • the method may be able to put into operation an assembly composed of more than two light dimmers.
  • the first drive would remain the master drive, the remaining drives would each constitute a slave drive for them.
  • control signal conveys information allowing synchronization to zero of the sector of the second variator and / or information on the cut-off angle.
  • the second variator or each slave variator, comprises a voltmeter and the method comprises the supervision of the voltage applied to the load using the voltmeter to detect a switching on the load, the second variator detecting in in addition to the switching of the transistor of the second variator in order to, when the switching on the load is detected at a first instant other than a second instant when the switching of the transistor of the second variator is detected, to calculate a time lapse between the first instant and the second instant, to compare the time lapse with a predetermined value and to readjust the opening moment of the transistor of the second variator for the following current half-period.
  • the first time interval and the second time interval occur for each current half-period.
  • the second time interval follows the first time interval in the observed half-period, and / or in a conduction operating mode at the angle, for each current half-period, the first time interval follows the second time interval in the observed half-period.
  • the present description also relates to a set, not claimed, of at least two light dimmers connected in parallel between a current source and a light source, each dimmer comprising at least one transistor, preferably of the MOSFET type, the set being suitable for implementing the method according to the invention.
  • the second variator comprises a voltmeter capable of supervising the voltage applied to the load.
  • the first variator comprises a control signal transmitter and the second variator comprises a control signal receiver, the control signal transmitter being able to send a control signal to the control signal receiver and the control signal receiver being able to receive a control signal emitted by the control signal. 'control signal transmitter.
  • the figure 1 discloses a set 1 of light dimmers 10, 11, 12 according to the invention, more precisely a set 1 of n dimmers 10, 11, 12.
  • Each drive 10, 11, 12 is connected to phase Ph, to neutral N and to a load 100 through connection points 20.
  • the first drive 10 is provided with a control signal transmitter 22.
  • Each of the drives 11, 12 remaining, that is to say from the second variator 11 to the nth variator 12, is provided with a control signal receiver 24.
  • the control signal transmitter 22 is able to send a control signal. control to each of the control signal receivers 24.
  • the control signals can be transmitted from the control signal transmitter 22 to the control signal receiver 24 through a fast optocoupler, for example.
  • the control signal transmitter 22 may be a radio frequency transmitter and the control signal receiver 24 may be a radio frequency receiver.
  • All the variators 11, 12 of the second variator 11 up to the nth variator 12 can be fitted with a voltmeter 26 able to supervise the voltage applied to the load 100 in order to detect a switching on the load 100.
  • the aforementioned variators 11, 12 may also be able to detect the switching of the transistor of the same variator 11, 12.
  • Each of the variators 10, 11, 12 can be provided with a microcontroller, the microcontroller being able to integrate a comparator and a divider bridge.
  • the figure 2 visualizes over time the method of operating a set of two light dimmers 10, 11 according to the invention.
  • the variators 10, 11 are connected in parallel between a current source 2 and a light source 100, each of the variators 10, 11 comprising at least one transistor, preferably a transistor of the MOSFET type.
  • each of the transistors of the variators 10, 11 is closed so as to turn on the light source 100.
  • each of the transistors of the variators 10, 11 is open so as to extinguish the light source. light source 100.
  • the transistor of the first variator 10 is open after the opening of the transistor of the second variator 11.
  • the transistor of the second variator 11 is open after the opening of the transistor of the first variator 10.
  • the current I CHARGE applied to the load corresponds to the sum of the first current I MOS_Master which runs through the first drive 10 and of the current I MOS_Eslave which runs through the second drive 11.
  • the transistor of the second drive 11 is open and the current I CHARGE running through the load 100 corresponds to the current I MOS_Master running through the first drive 10.
  • the transistor of the first variator 10 is also open and the current I CHARGE flowing through the load 100 becomes equal to zero.
  • the transistors of the variators 10, 11 are again closed to remain closed during the first interval I1 until the instant t 4 .
  • the transistor of the second variator 11 is open and at time t 5 the transistor of the first drive 10 is open.
  • the transistors of the two variators 10, 11 remain open and the current I CHARGE which traverses the load drops to zero.
  • a logic signal indicates the next zero crossing of the current of the current source 2.
  • the opening of the transistors of the various variators 10, 11 is reversed.
  • the transistor of the first variator 10 is open and at the instant t 2 the transistor of the second variator 11 is open.
  • the transistor of the first variator 10 is open and at the instant t 5 the transistor of the second variator 11 is open.
  • the breaking energies occurring at times t 2 and t 5 are distributed between the first variator 10 and the second variator 11.
  • the figure 2 discloses in the MOS_Master State and MOS_Slave State lines the respective states of the transistors of the first drive 10 and of the second drive 11.
  • the first cycle C1 and the second cycle C2 occur alternately. That is to say that after each first cycle C1 follows a second cycle C2 and after each second cycle C2 follows a first cycle C1.
  • the first cycle C1 and the second cycle C2 preferably have the same length.
  • the first cycle C1 and / or the second cycle C2 occur during a natural integer number of current periods, preferably during a single current period.
  • the first cycle C1 and the second cycle C2 according to the embodiment disclosed in the figure 2 have a duration of one current period of the current coming from the current source.
  • a control signal SC is generated and sent using the control signal transmitter 22 to the control signal receiver 24 in order to synchronize the second variator 11 to the first variator 10.
  • the control signal SC can conveying information allowing synchronization to zero of the sector of the second variator 11 and / or information on the cut-off angle. As disclosed in figure 2 , the information allowing synchronization to zero of the sector is conveyed at the instant t 6 .
  • the second variator 11, 12 supervises the voltage applied to the load 100 using a voltmeter 26 to detect a switching on the load 100, the second variator 11, 12 further detecting the switching of the transistor of the second variator 11, 12 in order to, when the switching on the load 100 is detected at a first instant other than a second instant when the switching of the transistor of the second variator 11, 12 is detected, to calculate a time lapse between the first instant and the second instant, to compare the time lapse to a predetermined value and to readjust the opening moment of the transistor of the second variator 11, 12 for the following current half-period.
  • the variators 10, 11, 12 have a reduced size and thus make it possible to save space in an electrical panel in which they are installed.
  • the variators 10, 11, 12 can be high power variators, that is to say they are in the state of operating at powers around 600 Watts.
  • the dimmers 10, 11, 12 according to the embodiment make it possible to avoid bothersome jitter and flicker of the lighting, in particular when compact fluorescent lamps or light emitting diode lamps are used with the dimmers. 10, 11, 12.
  • transistors and more particularly more compact MOSFETs can be used, since the switching energy is distributed over the different drives 10, 11, 12.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Circuit Arrangement For Electric Light Sources In General (AREA)

Claims (7)

  1. Verfahren zur Inbetriebnahme einer Einheit von mindestens zwei Dimmern, erster Dimmer (10), vorzugsweise Master-Dimmer, und zweiter Dimmer (11), vorzugsweise Slave-Dimmer, genannt, die zwischen einer Stromquelle (2) und einer Lichtquelle (100) parallelgeschaltet sind, wobei die Stromquelle (2) einen Strom liefern kann, der eine Periode hat, wobei jeder Dimmer mindestens einen Transistor enthält, vorzugsweise von der Art MOSFET, Verfahren, bei dem in einem ersten Zeitintervall (I1) jeder der Transistoren der mindestens zwei Dimmer gesperrt ist, um die Lichtquelle (100) einzuschalten, und bei dem in einem zweiten Zeitintervall (I2) jeder der Transistoren der mindestens zwei Dimmer offen ist, um die Lichtquelle (100) auszuschalten,
    wobei das erste Zeitintervall (I1) und das zweite Zeitintervall (I2) für jede Stromhalbperiode vorkommen, in einer Winkelabschaltung-Betriebsart für jede Stromhalbperiode das zweite Zeitintervall (I2) auf das erste Zeitintervall (I1) in der beobachteten Halbperiode folgt,
    wobei das Verfahren dadurch gekennzeichnet ist, dass ausgehend von mindestens zwei aufeinanderfolgenden Zyklen, nämlich einem ersten Zyklus (C1) und einem zweiten Zyklus (C2), im ersten Zyklus (C1) zwischen dem ersten Zeitintervall (I1) und dem zweiten Zeitintervall (I2) der Transistor des ersten Dimmers (10) nach dem Öffnen des Transistors des zweiten Dimmers (11) geöffnet wird, und
    dass im zweiten Zyklus (C2) zwischen dem ersten Zeitintervall (I1) und dem zweiten Zeitintervall (I2) der Transistor des zweiten Dimmers (11) nach dem Öffnen des Transistors des ersten Dimmers (10) geöffnet wird.
  2. Inbetriebnahmeverfahren nach dem vorhergehenden Anspruch, dadurch gekennzeichnet, dass der erste Zyklus (C1) und der zweite Zyklus (C2) abwechselnd vorkommen.
  3. Inbetriebnahmeverfahren nach einem der vorhergehenden Ansprüche, dadurch gekennzeichnet, dass der erste Zyklus (C1) und/oder der zweite Zyklus (C2) während einer natürlichen Zahl von Stromperioden vorkommen, vorzugsweise während einer einzigen Stromperiode.
  4. Inbetriebnahmeverfahren nach einem der vorhergehenden Ansprüche, wobei der erste Dimmer (10) einen Steuersignalsender (22) enthält und der zweite Dimmer (11) einen Steuersignalempfänger (24) enthält, wobei das Verfahren dadurch gekennzeichnet ist, dass für jede Stromperiode ein Steuersignal erzeugt und mit Hilfe des Steuersignalsenders (22) an den Steuersignalempfänger (24) gesendet wird, um den zweiten Dimmer (11) mit dem ersten Dimmer (10) zu synchronisieren.
  5. Inbetriebnahmeverfahren nach dem vorhergehenden Anspruch, dadurch gekennzeichnet, dass die Kommunikation zwischen dem Steuersignalsender (22) und dem Steuersignalempfänger (24) über einen dedizierten Übertragungskanal erfolgt.
  6. Inbetriebnahmeverfahren nach einem der Ansprüche 4 oder 5, dadurch gekennzeichnet, dass das Steuersignal Informationen, die die Nullpunkt-Synchronisation des Netzes des zweiten Dimmers (11) erlauben, und/oder Informationen über den Abschaltwinkel übermittelt.
  7. Inbetriebnahmeverfahren nach einem der vorhergehenden Ansprüche, dadurch gekennzeichnet, dass der zweite Dimmer (11) die an die Last angelegte Spannung mit Hilfe eines Voltmeters (26) überwacht, um eine Umschaltung auf die Last zu erfassen, wobei der zweite Dimmer (11) außerdem die Umschaltung des Transistors des zweiten Dimmers (11) erfasst, um, wenn die Umschaltung auf die Last in einem ersten Zeitpunkt anders als ein zweiter Zeitpunkt erfasst wird, in dem die Umschaltung des Transistors des zweiten Dimmers (11) erfasst wird, eine Zeitspanne zwischen dem ersten Zeitpunkt und dem zweiten Zeitpunkt zu berechnen, die Zeitspanne mit einem vorbestimmten Wert zu vergleichen und den Moment des Öffnens des Transistors des zweiten Dimmers (11) für die folgende Stromhalbperiode nachzustellen.
EP18194403.4A 2017-09-20 2018-09-14 Verfahren zur inbetriebnahme einer einheit aus mindestens zwei dimmern Active EP3461236B1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR1758715A FR3071377B1 (fr) 2017-09-20 2017-09-20 Procede de mise en fonctionnement d'un ensemble d'au moins deux variateurs de lumiere

Publications (2)

Publication Number Publication Date
EP3461236A1 EP3461236A1 (de) 2019-03-27
EP3461236B1 true EP3461236B1 (de) 2021-11-03

Family

ID=60382376

Family Applications (1)

Application Number Title Priority Date Filing Date
EP18194403.4A Active EP3461236B1 (de) 2017-09-20 2018-09-14 Verfahren zur inbetriebnahme einer einheit aus mindestens zwei dimmern

Country Status (2)

Country Link
EP (1) EP3461236B1 (de)
FR (1) FR3071377B1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102020108475A1 (de) 2020-03-27 2021-09-30 Schneider Electric Industries Sas Leistungssteuerungsschaltung, leistungssteuerungsverfahren

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19738857A1 (de) * 1997-09-05 1999-04-15 Abb Patent Gmbh Dimmersystem
DE10315554B3 (de) * 2003-04-05 2004-08-19 Theben Ag Dimmer Booster
DE102004055748B3 (de) * 2004-11-18 2006-02-09 Insta Elektro Gmbh Dimmeranordnung
EP3384733B1 (de) * 2015-12-01 2024-03-20 Dr. Ralf Hinkel Holding GmbH Leistungssteuervorrichtung
DE102016209278B3 (de) * 2016-05-30 2017-08-10 Siemens Schweiz Ag Dimmersystem

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
FR3071377B1 (fr) 2019-09-06
FR3071377A1 (fr) 2019-03-22
EP3461236A1 (de) 2019-03-27

Similar Documents

Publication Publication Date Title
JP7475351B2 (ja) Ａｃ駆動型の発光ダイオードシステム
EP1767065B1 (de) Verfahren zur ansteuerung einer lampe in einem beleuchtungssystem und steuervorrichtung zur ansteuerung einer solchen lampe
EP0766905B1 (de) Anordnung zur fernsteuerung und fernüberwachung einer entladungslampe
EP3461236B1 (de) Verfahren zur inbetriebnahme einer einheit aus mindestens zwei dimmern
EP0836280B1 (de) Elektronischer Schalter mit Zweidraht-Versorgung
EP2807904B1 (de) Digitaler zweidraht-dimmer und entsprechendes verfahren zum betreiben desselben
BE1012304A4 (fr) Procede et dispositif pour l'identification et la commande de parties de reseaux de commutation electroniques ou de transformateurs usuels, chaque fois avec ou sans charge ohmique, en particulier pour des dispositifs d'eclairage.
FR2624683A1 (fr) Circuit de commande de luminosite pour lampes a incandescence et blocs de raccordement au reseau
EP3684145B1 (de) Verfahren und eine vorrichtung zur funktionskontrolle eines dimmers für eine lichtausbeute
EP0032089B1 (de) Speiseschaltung für eine elektrische Last, insbesondere für eine Entladungslampe
EP3461232B1 (de) Verfahren zur erkennung der verkabelung
EP2624666B1 (de) Doppelvorrichtung zur Veränderung der Lichtintensität ohne Anschluss an Nullleiter
EP2634900B1 (de) Zweipolige Dimmerschaltung
FR2702894A1 (fr) Circuit d'un interrupteur bifilaire.
CN113455105B (zh) Ac驱动的发光二极管系统
FR3023671B1 (fr) Procede d’alimentation et systeme d’eclairage
WO2016079400A1 (fr) Procédé de commande de charge électrique par modulation de largeur d'impulsions.
TW201933942A (zh) 調光器
FR2713844A1 (fr) Procédé et dispositif pour extraire un signal indicatif de l'état de charge d'un commutateur de puissance, et dispositifs de commutation et de commande associés.
FR2813136A1 (fr) Systeme de commande a distance et de parametrage d'une source d'eclairage et d'appareils electriques distants
FR3019411A1 (fr) Interrupteur programmable automatique intelligent pour charge lineaire avec un gradateur
EP2741587A1 (de) Vorrichtung zur Veränderung der Lichtintensität in Leuchtladungen
FR2713413A1 (fr) Variateur de tension associable au sein d'un groupe constitué d'un maître et d'au moins un esclave, à chaînage isolé galvaniquement.
WO2012084946A2 (fr) Générateur d'alimentation électrique pour charges semi-alternatives basse tension et circuit électronique correspondant

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN PUBLISHED

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20190927

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

RIC1 Information provided on ipc code assigned before grant

Ipc: H02M 1/08 20060101ALI20191031BHEP

Ipc: H05B 37/02 20060101ALI20191031BHEP

Ipc: H05B 41/392 20060101ALI20191031BHEP

Ipc: H02M 1/088 20060101ALI20191031BHEP

Ipc: H05B 39/08 20060101AFI20191031BHEP

Ipc: H05B 33/08 20060101ALI20191031BHEP

Ipc: G05F 1/455 20060101ALI20191031BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20200115

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RIC1 Information provided on ipc code assigned before grant

Ipc: H05B 39/08 20060101AFI20210408BHEP

Ipc: H05B 41/392 20060101ALI20210408BHEP

Ipc: H05B 45/10 20200101ALI20210408BHEP

Ipc: H05B 45/382 20200101ALI20210408BHEP

Ipc: H05B 45/50 20200101ALI20210408BHEP

Ipc: H05B 47/18 20200101ALI20210408BHEP

INTG Intention to grant announced

Effective date: 20210506

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1445167

Country of ref document: AT

Kind code of ref document: T

Effective date: 20211115

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: FRENCH

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602018025999

Country of ref document: DE

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20211103

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1445167

Country of ref document: AT

Kind code of ref document: T

Effective date: 20211103

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220203

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220303

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220303

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220203

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220204

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602018025999

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20220804

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20220914

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20220930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220914

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230606

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220914

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220914

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230925

Year of fee payment: 6

Ref country code: DE

Payment date: 20230927

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 20231004

Year of fee payment: 6

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20180914

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211103