EP3460786B1 - Afficheur à diode électroluminescente organique - Google Patents

Afficheur à diode électroluminescente organique Download PDF

Info

Publication number
EP3460786B1
EP3460786B1 EP18196456.0A EP18196456A EP3460786B1 EP 3460786 B1 EP3460786 B1 EP 3460786B1 EP 18196456 A EP18196456 A EP 18196456A EP 3460786 B1 EP3460786 B1 EP 3460786B1
Authority
EP
European Patent Office
Prior art keywords
discharge
voltage
display panel
switch
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP18196456.0A
Other languages
German (de)
English (en)
Other versions
EP3460786A1 (fr
Inventor
Hanseok Hwangbo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LG Electronics Inc
Original Assignee
LG Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1020170142738A external-priority patent/KR102446219B1/ko
Application filed by LG Electronics Inc filed Critical LG Electronics Inc
Publication of EP3460786A1 publication Critical patent/EP3460786A1/fr
Application granted granted Critical
Publication of EP3460786B1 publication Critical patent/EP3460786B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0257—Reduction of after-image effects
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/029—Improving the quality of display appearance by monitoring one or more pixels in the display panel, e.g. by monitoring a fixed reference pixel
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G09G2320/046—Dealing with screen burn-in prevention or compensation of the effects thereof
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/027—Arrangements or methods related to powering off a display
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/04—Display protection
    • G09G2330/045—Protection against panel overheating

Definitions

  • the present disclosure relates to an organic light emitting diode (OLED) display apparatus, and more particularly, to an OLED display apparatus capable of measuring an off time of a display panel even if the supply of power is interrupted.
  • OLED organic light emitting diode
  • OLED organic light emitting diode
  • LCD liquid crystal display
  • the OLED display apparatus has a wide viewing angle and a fast response time.
  • a general OLED display apparatus includes red (R), green (G), and blue (B) sub-pixels as one unit pixel and display one image having various colors through the three sub-pixels.
  • the corresponding light emitting devices In the case of the OLED display apparatus, if a fixed image (for example, an advertisement image of a store) is displayed for a long time, the corresponding light emitting devices also emit light continuously. If a current continuously flows through a specific light emitting device for a long time, the corresponding light emitting device may be overloaded and thus the lifespan of the corresponding light emitting device may be shortened.
  • a fixed image for example, an advertisement image of a store
  • An afterimage compensation method is used for solving the problem that an afterimage of a previous image remains on a screen.
  • the afterimage compensation method compensates for brightness reduced by deterioration of pixels, and requires a cooling time which is a time for turning off a display panel for a predetermined time. If a cooling time is not ensured for a sufficient time, the temperature of the display panel increases, and thus a voltage is excessively sensed. Thus, the accuracy of afterimage compensation may be reduced.
  • the processor of the OLED display apparatus cannot measure the cooling time.
  • the screen may be turned off so as to secure the cooling time of the display panel.
  • a user cannot use the display panel for a predetermined time because the screen is turned off.
  • the display panel must be immediately used for promotion, just like TVs displayed in stores, store users may suffer great inconvenience because the screen is turned off so as to secure the cooling time.
  • a battery and a real time check (RTC) circuit have been used for measuring the cooling time.
  • RTC real time check
  • EP 3 038 085 A1 discloses a display device including a timing controller, a display panel, and a power supply unit.
  • the power supply unit includes a discharge circuit unit, configured to perform discharging of a gate signal, including a discharge controller (DC) that controls discharge; a gate high voltage discharge unit (SWDA1) that discharges a gate high voltage; and a gate low voltage discharge unit (SWDA2) that discharges a gate low voltage.
  • a discharge controller DC
  • SWDA1 gate high voltage discharge unit
  • SWDA2 gate low voltage discharge unit
  • the SWDA1 discharges an output terminal of a gate high voltage generator.
  • the SWDA1 also discharges residual electric charges (and residual electric charges of gate high voltage existing at the display panel) of an output capacitor located at an output terminal of a gate high voltage generator.
  • the SWDA2 discharges an output terminal of a gate low voltage generator.
  • the SWDA2 further discharges residual electric charges (and residual electric charges of gate high voltage existing at a display panel) of an output capacitor located at an output terminal of the gate low voltage generator.
  • Embodiments provide an organic light emitting diode (OLED) display apparatus capable of measuring a cooling time of a display panel even if the supply of power is interrupted.
  • OLED organic light emitting diode
  • Embodiments provides an OLED display apparatus capable of measuring a cooling time of a display panel by using a switch element and a capacitor, even if the supply of power is interrupted, without expensive battery or RTC circuit.
  • the cooling time of the display panel can be measured.
  • the cooling time of the display panel can be measured by using an inexpensive discharge circuit, thereby achieving cost reduction.
  • a display apparatus is, for example, an intelligent display apparatus in which a computer support function is added to a broadcast reception function.
  • An Internet function or the like is added to the display apparatus that fundamentally has the broadcast reception function.
  • the display apparatus may include an easy-to-use interface, such as a writing input device, a touch screen, or a spatial remote control device.
  • the display apparatus device may connect to the Internet and computers and perform functions such as e-mail, web browsing, banking, or games.
  • standardized general-purpose OS may be used.
  • a display apparatus described herein may perform various user-friendly functions.
  • Fig. 1 is a block diagram illustrating a configuration of an organic light emitting diode (OLED) display apparatus according to an embodiment of the present disclosure.
  • the OLED display apparatus 100 may include a power supply unit 110, a discharge circuit 130, a display panel 150, a memory 170, and a processor 190.
  • the power supply unit 110 may supply DC power or AC power to the OLED display apparatus 100.
  • the display panel 150 is in a standby state. From the viewpoint of the practical use, this may be a case where a user turns off the power of the display panel 150 through a remote controller and does not unplug an outlet.
  • the display panel 150 is in an off state. From the viewpoint of the practical use, this may be a case where a user unplugs an outlet.
  • the discharge circuit 130 may measure a cooling time necessary for afterimage compensation of the display panel 150.
  • the discharge circuit 130 may measure a discharge voltage amount of a capacitor.
  • the processor 190 may determine whether the cooling time during which the display panel 150 can be sufficiently cooled is secured by using the measured discharge voltage amount.
  • the display panel 150 may display an image.
  • the display panel 150 may be an OLED panel.
  • the display panel 150 may include a plurality of sub-pixels (SP).
  • SP sub-pixels
  • the plurality of sub-pixels may be formed in pixel regions defined by a plurality of gate lines and a plurality of data lines intersecting with one another.
  • a plurality of driving power lines are formed on the display panel 150.
  • the plurality of driving power lines are formed in parallel to the plurality of data lines and supply driving power.
  • Each of the plurality of sub-pixels may be one of a red sub-pixel, a green sub-pixel, a blue sub-pixel, and a white sub-pixel.
  • One unit pixel which displays one image may include a red sub-pixel, a green sub-pixel, a blue sub-pixel, and a white sub-pixel adjacent to one another, or may include a red sub-pixel, a green sub-pixel, and a blue sub-pixel.
  • Each of the plurality of sub-pixels may include an OLED and a pixel circuit.
  • the OLED is connected between the pixel circuit and a second driving power line and emits predetermined color light by emitting light in proportion to a data current amount supplied from the pixel circuit.
  • the OLED includes an anode electrode (or a pixel electrode) connected to the pixel circuit, a cathode electrode (or a reflection electrode) connected to the second driving power line, and a light emitting cell formed between the anode electrode and the cathode electrode to emit light of one of red, green, blue, and white colors.
  • the light emitting cell may be formed to have a structure of hole transport layer/organic emission layer/electron transport layer or a structure of hole injection layer/hole transport layer/organic emission layer/electron transport layer/electron injection layer.
  • the light-emitting cell may further include a functional layer for improving the luminescent efficiency and/or lifespan of the organic emission layer.
  • the pixel circuit supplies the OLED with a data current corresponding to a data voltage supplied from a data driver to a data line in response to a gate signal of a gate-on voltage level supplied from a gate driver to a gate line.
  • the data voltage has a voltage value in which deterioration characteristics of the OLED are compensated.
  • the pixel circuit includes a switching transistor, a driving transistor, and at least one capacitor, which are formed on a substrate by a thin film transistor forming process.
  • the switching transistor and the driving transistor may be a-Si TFT, poly-Si TFT, oxide TFT, organic TFT, or the like.
  • the switching transistor may supply a gate electrode of the driving transistor with the data voltage supplied to the data line according to the gate signal of the gate-on voltage level supplied to the gate line.
  • the driving transistor Since the driving transistor is turned on according to a gate-source voltage including the data voltage supplied from the switching transistor, it is possible to control a current amount flowing from a driving voltage line (PL1) to the OLED.
  • the memory 170 may store the cooling time of the display panel 150. Although described below, the cooling time may be the time during which the display panel 150 must be turned off for afterimage compensation of the display panel 150.
  • the processor 190 may control an overall operation of the OLED display apparatus 100.
  • the processor 190 may include a timing controller. However, this is merely an example, and the timing controller may be present as a separate element from the processor.
  • the timing controller may control driving timings of the gate driver and the data driver based on a timing synchronization signal input from an external system main body (not shown) or a graphic card (not shown).
  • the timing controller may generate a gate control signal and a data control signal based on a timing synchronization signal such as a vertical synchronization signal, a horizontal synchronization signal, a data enable signal, a dot clock, or the like.
  • a timing synchronization signal such as a vertical synchronization signal, a horizontal synchronization signal, a data enable signal, a dot clock, or the like.
  • the timing controller may control the driving timing of the gate driver through the gate control signal, and may control the driving timing of the data driver through the data control signal so as to be synchronized therewith.
  • the processor 190 may measure the use time of the display panel 150 such that, if the measured use time exceeds a predetermined time, the processor 190 may automatically perform an afterimage compensation algorithm for preventing pixel deterioration of the display panel 150.
  • the predetermined time may be 2,000 hours for household use, and 600 hours for a store, but this is merely an example.
  • the processor 190 performs an operation for compensating for an afterimage generated in the display panel 150 at regular periods, so as to prevent deterioration of pixels constituting the display panel 150.
  • the display panel 150 In order for accurate afterimage compensation, the display panel 150 needs to be sufficiently cooled.
  • the display panel 150 needs to secure the cooling time during which the operation must be turned off.
  • the processor 190 If the supply of AC power to the OLED display apparatus 100 is maintained and the supply of DC power is interrupted, the processor 190 is in an enabled state, and thus, it is possible to measure the cooling time during which the display panel 150 is turned off.
  • the processor 190 may use a timer to measure the time during which the display panel 150 has been turned off and determine whether the measured time satisfies the cooling time.
  • the processor 190 may measure the cooling time of the display panel 150 by using the discharge circuit 130, which will be described below.
  • the processor 190 may check the cooling time of the display panel 150 by using the discharge circuit 130.
  • the processor 190 may measure the cooling time of the display panel 150 by checking the discharge amount of the capacitor which is measured by the discharge circuit 130.
  • Fig. 2 is a block diagram for describing the configuration of the discharge circuit according to an embodiment of the present disclosure
  • Fig. 3 is a circuit diagram for describing the actual circuit configuration of the discharge circuit according to an embodiment of the present disclosure.
  • the discharge circuit 130 has been described as being present as a separate element from the processor 190, but is not limited thereto.
  • the discharge circuit 130 may be included in the configuration of the processor 190.
  • the discharge circuit 130 may be included in the processor 190 in the form of System On Chip (SOC), or may be configured separately from the processor 190, which is in the SOC form, and connected to the processor 190.
  • SOC System On Chip
  • the discharge circuit 130 may include a DC power supply unit 131, a discharge control terminal 132, a first switch 133, a capacitor 134, a second switch 135, and a discharge check terminal 136.
  • the discharge control terminal 132 and the discharge check terminal 136 are described as being included in the discharge circuit 130, but this is merely an example.
  • the discharge control terminal 132 and the discharge check terminal 136 may be included in the processor 190.
  • the case where the supply of power to the display panel 150 is interrupted includes both the case where the supply of AC power to the display panel 150 is interrupted and the case where the supply of DC power to the display panel 150 is interrupted.
  • the processor 190 may determine whether the cooling time necessary for cooling the display panel 150 is secured, during a period of time during which the supply of power to the display panel 150 through the discharge circuit 130 is turned off (interrupted).
  • the processor 190 may determine whether the display panel 150 has satisfied the cooling time during a period of time during which the supply of power to the display panel 150 is interrupted, based on the signal output from the discharge circuit 130.
  • the processor 190 determines the cooling time if the power is supplied to the processor 190, because the processor 190 is not enabled if the power is not supplied to the processor 190, and thus, the processor 190 cannot determine whether the display panel 150 has satisfied the cooling time.
  • the DC power supply unit 131 may supply DC power to the discharge circuit 130.
  • the DC power supply unit 131 may supply DC power to the first switch 133 or the second switch 135.
  • the DC power supply unit 131 may include the discharge circuit 130 as shown in Fig. 2 , but this is merely an example.
  • the DC power supply unit 131 may be present as a separate element from the discharge circuit 130.
  • the discharge control terminal 132 may apply, to the first switch 133, a signal capable of determining whether the capacitor 134 is charged or discharged under the control of the processor 190.
  • the discharge control terminal 132 may be a general port input/output (GPIO) output terminal.
  • GPIO general port input/output
  • the discharge control terminal 132 may determine whether to apply a high signal for turning on the first switch 133 according to whether the power is supplied to the display panel 150.
  • the discharge control terminal 132 may apply the high signal for turning on the first switch 133 to the first switch 133.
  • the discharge control terminal 132 may not apply the high signal to the first switch 133. That is, if the power is not supplied to the display panel 150, a voltage for driving the first switch 133 is not applied, and thus the first switch 133 may be turned off.
  • the first switch 133 may be a bipolar junction transistor (BJT).
  • BJT bipolar junction transistor
  • FET field effect transistor
  • the first switch 133 may be turned on according to the high signal received from the discharge control terminal 132. As the first switch 133 is turned on, a DC voltage transferred from the DC power supply unit 131 may be applied to the capacitor 134.
  • the capacitor 134 may be charged with voltage.
  • the first switch 133 may be turned off. As the first switch 133 is turned off, the voltage charged in the capacitor 134 may be discharged.
  • the capacitor 134 may be charged or discharged according to the on or off operation of the first switch 133.
  • the capacitor 134 may have a capacity to measure the time that is the same as the predetermined cooling time of the display panel 150 or exceeds the cooling time thereof.
  • capacitor 134 may be configured by a plurality of capacitors.
  • the second switch 135 may be turned on according to the discharge of the capacitor 134. That is, the voltage discharged from the capacitor 134 is applied to a gate terminal of the second switch 135, and thus the second switch 135 may be turned on.
  • the second switch 135 may be turned off if the voltage charged in the capacitor 134 is completely discharged.
  • the discharge check terminal 136 may output a discharge uncompleted signal or a discharge completed signal based on a voltage at a reference point K1 connected to the second switch 135 and the power supply unit 131.
  • the reference point K1 is a reference point for determining whether the voltage of the capacitor 134 has been completely discharged.
  • the reference point K1 may be a point at which one end of the discharge check terminal 136, the drain terminal of the second switch (FET) 135, and one end of a third resistor R3 are met.
  • the discharge check terminal 136 may detect the on/off state of the second switch 135 based on the measured voltage.
  • the discharge check terminal 136 may determine that the second switch 135 is in a turned-on state, and output a discharge-uncompleted signal indicating that the voltage of the capacitor 134 has not been completely discharged. It will be understood throughout that in alternate embodiments, the discharge check terminal may only output a discharge-completed signal when the voltage of the capacitor has been completely discharged, and no discharge-uncompleted signal is output.
  • the first voltage may be a maximum voltage satisfying an output condition of the discharge-uncompleted signal.
  • the first voltage may be 0.67 V, but is merely an example.
  • the discharge check terminal 136 may determine that the second switch 135 is in a turned-off state, and output a discharge-completed signal indicating that the voltage of the capacitor 134 has been completely discharged.
  • the second voltage may be a minimum voltage satisfying an output condition of the discharge-completed signal.
  • the second voltage may be 2.7 V, but is merely an example.
  • the discharge check terminal 136 may recognize that the voltage of the capacitor 134 has not been completely discharged, and output a discharge-uncompleted signal. In alternate embodiments, the discharge check terminal may only output a discharge-completed signal when the voltage of the capacitor has been completely discharged, and no discharge-uncompleted signal is output.
  • the discharge check terminal 136 may recognize that the voltage of the capacitor 134 has been completely discharged, and output a discharge-completed signal.
  • the processor 190 may determine that the cooling time of the display panel 150 is satisfied.
  • the processor 190 may perform an afterimage compensation algorithm. To this end, the processor 190 may include an afterimage compensation circuit.
  • the afterimage compensation circuit may be a circuit for compensating for the deterioration of the pixels of the display panel 150.
  • the afterimage compensation circuit may include a current sensor for measuring a current flowing through the OLED constituting the pixel.
  • the afterimage compensation circuit may detect the deterioration degree of the pixel by using a difference between an existing current value and a changed current value with respect to the same voltage.
  • the afterimage compensation circuit may acquire a current amount, of which a current value is reduced with respect to an existing current value.
  • the afterimage compensation circuit may compensate for the deterioration of the pixel by applying the reduced current amount to the OLED.
  • the cooling time necessary for the afterimage compensation of the display panel 150 may be 55 minutes, but this is merely an example.
  • the cooling time may be changed according to the size of the display panel 150 and the model of the display panel 150.
  • the reason why the cooling time of a predetermined time is secured before the afterimage compensation is that, if the afterimage compensation is performed in a state in which the display panel 150 is not sufficiently cooled, the temperature of the display panel 150 is high and an excessive voltage is sensed, and thus the afterimage compensation is not accurately performed.
  • the processor 190 may determine that the cooling time of the display panel 150 is not satisfied. In this case, if AC power is supplied, the processor 190 may output a notification indicating that the cooling time is not satisfied through the display panel 150.
  • the processor 190 may perform an operation for securing the cooling time of the display panel 150.
  • the operation for securing the cooling time of the display panel 150 may be an operation of turning off a screen of the display panel 150.
  • the processor 190 may perform the afterimage compensation algorithm.
  • One end of the discharge control terminal 132 is connected to one end of a first resistor R1.
  • the other end of the discharge control terminal 132 is connected to the processor 190.
  • the other end of the first resistor R1 is connected to a base terminal B of a first switch (BJT) 133.
  • a collector terminal C of the first switch 133 is connected to one end of a second resistor R2.
  • An emitter terminal E of the first switch 133 is connected to one end of a capacitor 134.
  • One end of the capacitor 134 is connected to a gate terminal of the second switch (FET) 135.
  • the other end of the capacitor 134 is grounded.
  • a source terminal S of the second switch 135 is grounded, and a drain terminal D of the second switch 135 is connected to one end of the discharge check terminal 136 and one end of a third resistor R3.
  • the other end of the discharge check terminal 136 is connected to the processor 190.
  • the other end of the third resistor R3 is connected to the other end of the second resistor R2 and the DC power supply unit 131
  • the reference point K1 may be a point at which one end of the discharge check terminal 136, the drain terminal of the second switch (FET) 135, and one end of the third resistor R3 are met.
  • Fig. 4 is a graph showing a change in the output voltage of the second switch according to the voltage discharge of the capacitor, according to an embodiment of the present disclosure.
  • a horizontal axis represents a time and a vertical axis represents a voltage value.
  • a first waveform 410 is a waveform showing a change in a voltage discharged from the capacitor 134. That is, the first waveform 410 is a waveform showing a change in a voltage across the capacitor 134.
  • a second waveform 430 is a waveform showing a change in a voltage output from the reference point K1 of Fig. 3 .
  • the voltage across the capacitor 134 is reduced.
  • the discharged voltage is applied to the gate terminal G of the second switch 135, and thus the voltage measured at the reference point K1 may increase (see the second waveform).
  • the voltage measured at the reference point K1 may be a voltage that increases as the capacitor 134 is discharged.
  • the processor 190 may determine that the cooling time of the display panel 150 is satisfied.
  • the discharge check terminal 136 may determine that the second switch 135 is turned off, and output the discharge-completed signal.
  • the discharge check terminal 136 may determine that the second switch 135 is turned off, and output the discharge-completed signal.
  • the processor 190 may determine that the cooling time of the display panel 150 is satisfied through the discharge-completed signal.
  • the processor 190 may drive the afterimage compensation algorithm according to the discharge-completed signal output from the discharge check terminal 136.
  • the discharge check terminal 136 may determine that the second switch 135 is turned on, and output the discharge-uncompleted signal. In alternate embodiments, the discharge check terminal may only output a discharge-completed signal when the voltage of the capacitor has been completely discharged, and no discharge-uncompleted signal is output.
  • the processor 190 may determine that the cooling time of the display panel 150 is not satisfied, and turn off the screen so as to satisfy the cooling time of the display panel 150.
  • the processor 190 may drive the afterimage compensation circuit.
  • Fig. 5 is a flowchart of a method of operating the OLED display apparatus, according to an embodiment of the present disclosure.
  • the processor 190 turns on the first switch 133 (S501), and the voltage transferred from the DC power supply unit 131 is charged to the capacitor 134 as the first switch 133 is turned on (S503).
  • the first switch 133 is also turned off (S505).
  • the discharge voltage of the capacitor 134 is applied to the second switch 135 (S509). If the supply of AC power is supplied, the processor 190 detects a signal output from the discharge check terminal 136 (S511).
  • the processor 190 may determine whether the signal output from the discharge check terminal 136 is a discharge-completed signal (S513).
  • the processor 190 may perform the afterimage compensation algorithm (S515). That is, the discharge-completed signal may be a trigger signal for driving the afterimage compensation algorithm to the display panel 150.
  • the processor 190 turns off the screen of the display panel 150 so as to secure the cooling time of the display panel 150 (S517).
  • the discharge-uncompleted signal may be a signal for securing the cooling time of the display panel 150.
  • the processor 190 may output a notification indicating that the operation for securing the cooling time of the display panel 150 is being performed.
  • the processor 190 may perform the afterimage compensation algorithm (S515).
  • Figs. 6 and 7 are circuit diagrams for describing a configuration of a discharge circuit according to another embodiment of the present disclosure.
  • Fig. 6 is a circuit diagram of a discharge circuit 600 for reducing an unknown period of the voltage measured at the reference point K1 described with reference to Fig. 4
  • Fig. 7 is a circuit diagram of a discharge circuit 700 for removing an unknown period of the voltage measured at the reference point K1.
  • the discharge circuit 600 may include a DC power supply unit 131, a discharge control terminal 132, a first switch 133, a capacitor 134, a second switch 135, a third switch 137, and a discharge check terminal 136.
  • the DC power supply unit 131, the discharge control terminal 132, the first switch 133, the capacitor 134, and the second switch 135 are substantially the same as those of Figs. 2 and 3 .
  • the discharge circuit 600 of Fig. 6 may further include the third switch 137, in addition to the discharge circuit 130 of Figs. 2 and 3 .
  • the third switch 137 may be a FET.
  • a gate terminal G of the third switch 137 is connected to a drain terminal of the second switch 135 and one end of the third resistor R3.
  • a source terminal S of the third switch 137 is grounded
  • a drain terminal D of the third switch 137 is connected to one of the discharge check terminal 136 and one end of a fourth resistor R4.
  • the other end of the fourth resistor R4 is connected to one end of a third resistor R3.
  • a reference point K2 may be a point at which one end of the fourth resistor R4, one end of the discharge check terminal 136, and the drain terminal of the third switch 137 are met.
  • the third switch 137 may be a switch used for reducing an unknown period.
  • the processor 190 may read the discharge-completed (or high) signal of the discharge check terminal 136 and check that the cooling time of the display panel 150 is satisfied.
  • the processor 190 may read the discharge-uncompleted (or low) signal of the discharge check terminal 136.
  • the processor 190 may recognize only a case where the voltage measured at the reference point K1 is the first voltage B or lower and a case where the voltage measured at the reference point K1 is the second voltage A or higher. In other words, the processor 190 cannot check the voltage of the reference point K1 which exceeds the first voltage B and is lower than the second voltage A.
  • the discharge check terminal 136 cannot check the voltage that is lower than the second voltage A and exceeds the first voltage B, the period between the first voltage B and the second voltage A may be referred to as an unknown period t1.
  • the time for determining the cooling time of the display panel 150 may not be accurately grasped. Due to this, the afterimage compensation operation of the display panel 150 may not be smoothly performed.
  • the discharge circuit 600 of Fig. 6 is capable of reducing the unknown period through the third switch 137.
  • the third switch 137 may invert the voltage at the reference point K1 and output the inverted voltage.
  • Fig. 8 is a diagram for describing a waveform of an output voltage of a discharge circuit according to a discharge of a capacitor, according to an embodiment of the present disclosure.
  • a first waveform 410 is a waveform showing a change in a voltage discharged from the capacitor 134. That is, the first waveform 410 is a waveform showing a change in a voltage across the capacitor 134.
  • a third waveform 810 is a waveform showing a change in the voltage measured at the reference point K2 of Fig. 6 .
  • the voltage measured at the reference point K2 is inverted while passing through the third switch 137.
  • the discharge check terminal 136 may detect the discharge-completed signal.
  • the discharge check terminal 136 may detect the discharge-uncompleted signal.
  • the time to reach the first voltage B from the second voltage A may be reduced through a high speed switching operation.
  • the unknown period in which the voltage measured at the reference point K2 reaches the first voltage B from the second voltage A is remarkably reduced by t2, as compared with the unknown period t1.
  • a circuit of Fig. 7 may be a discharge circuit 700 for removing an unknown period.
  • the discharge circuit 700 may include a DC power supply unit 131, a discharge control terminal 132, a first switch 133, a capacitor 134, a second switch 135, a diode pair 138, a first capacitor 139, a reset IC circuit 140, a second capacitor 141, and a discharge check terminal 136.
  • the DC power supply unit 131, the discharge control terminal 132, the first switch 133, the capacitor 134, and the second switch 135 are substantially the same as those of Figs. 2 and 3 .
  • the diode pair 138 may include a first diode 138a and a second diode 138b.
  • One end of the first diode 138a is connected to one end of a third resistor R3 and a drain terminal of the second switch 135.
  • One end of the first diode 138a is connected to one end of the first capacitor 139 and one end of the reset IC circuit 140.
  • One end of the second diode 138b is connected to one end of a fifth resistor R5 and one end of a sixth resistor R6.
  • the other end of the second diode 138b is connected to one end of the first capacitor 139 and one end of the reset IC circuit 140.
  • the other end of the fifth resistor R5 is connected to the other end of the third resistor R3, and the other end of the sixth resistor R6 is grounded.
  • the other end of the first capacitor 139 is grounded.
  • the other end of the reset IC circuit 140 is connected to one end of the discharge check terminal 136, one end of the second capacitor 141, and one end of a seventh resistor R7.
  • the other end of the second capacitor 141 is grounded.
  • the other end of the seventh resistor R7 is connected to the DC power supply unit 131.
  • the diode pair 138 serves to satisfy a minimum voltage for driving the reset IC circuit 140.
  • the first capacitor 139 may remove a noise from a voltage output by the diode pair 138.
  • the second capacitor 141 may remove a noise from a voltage output from the reset IC circuit 140.
  • the reset IC circuit 140 may output the discharge-completed signal to the discharge check terminal 136.
  • the reference point K3 may be a point at which the other end of the reset IC circuit 140, one end of the discharge check terminal 136, one end of the second capacitor 141, and one end of the seventh resistor R7 are met.
  • the reset IC circuit 140 may output the discharge-uncompleted signal to the discharge check terminal 136. In alternate embodiments, the reset IC circuit may only output a discharge-completed signal when the voltage of the capacitor has been completely discharged, and no discharge-uncompleted signal is output.
  • the reset IC circuit 140 may output the discharge-completed signal if the voltage measured at the reference point K3 exceeds the predetermined voltage, and in some embodiments may output the discharge-uncompleted signal if the voltage measured at the reference point K3 is lower than the predetermined voltage.
  • the reset IC circuit 140 may output the discharge-completed signal or in some embodiments the discharge-uncompleted signal.
  • the reset IC circuit 140 may output the discharge-completed signal or in some embodiments the discharge-uncompleted signal so as to prevent the occurrence of the unknown period.
  • a fourth waveform 830 shows a waveform of the voltage measured at the reference point K3 if the reset IC circuit 140 is included in the discharge circuit 700.
  • the unknown period is not present, and thus the cooling time of the display panel 140 may be more accurately measured. Therefore, the afterimage compensation of the display panel 140 may be stably performed.
  • Fig. 9 is a flowchart of a method of preventing the afterimage compensation algorithm from being driven, even though the cooling time of the display panel 150 is not satisfied, in a case where the FET or the capacitor is burnt or cracked.
  • Fig. 9 The embodiment of Fig. 9 is described on the assumption of the discharge circuit 700 described with reference to Fig. 7 , but is a scenario that is applicable to both of Fig. 3 and 6 .
  • the power supply unit 110 supplies AC power to the display panel 150 (S901).
  • the processor 190 determines whether the discharge completed signal has been received (S903).
  • the processor 190 may determine that the voltage discharge of the capacitor 134 has been completed.
  • the processor 190 may determine that the voltage discharge of the capacitor 134 has not been completed.
  • the processor 190 recharges the voltage of the capacitor (S905), and determines whether the discharge completed signal has been received (S907).
  • the processor 190 determines that the discharge circuit 700 malfunctions, and performs step 903 again, without performing the afterimage compensation algorithm (S907).
  • the discharge check terminal 136 must not output the discharge-completed signal.
  • the processor 190 may determine that the discharge circuit 700 malfunctions and do not perform the afterimage compensation of the display panel 150.
  • the processor 190 performs the afterimage compensation algorithm (S909).
  • the processor 190 may perform operations S905 to S909 more than a predetermined number of times. This is done for securing the reliability of the operation of the discharge circuit.
  • the processor 190 turns off the screen of the display panel 150 during the execution of the afterimage compensation algorithm (S911).
  • the processor 190 may turn on the screen of the display panel 150.
  • FIG. 10 is a graph for describing the process of performing the afterimage compensation of the display panel, according to an embodiment of the present disclosure.
  • the sequence for compensating for the afterimage of the display panel 150 is shown in Fig. 10 .
  • the graph of Fig. 10 is divided into a plurality of periods.
  • the plurality of periods may include a pre-compensation activation period H1, an Off-RS compensation period H2, a cooling time period H3, an afterimage compensation period H4, and a post-compensation activation period H5.
  • the pre-compensation activation period H1 and the post-compensation activation period H5 may be periods in which AC power is supplied to the display panel 150 and thus the image is driven on the display panel 150.
  • the Off-RS compensation period H2 may be a period in which the compensation for the voltage of the display panel 150 is performed without regard to the temperature of the display panel 150 (that is, the cooling time is not needed).
  • the Off-RS compensation period H2 may be a period of a standby state in which AC power is supplied, but DC power is not supplied.
  • the cooling time period H3 may be a period that turns off the screen of the display panel 150 before the afterimage compensation.
  • the afterimage compensation period H4 is a period that compensates for the deterioration of pixels constituting the display panel 150 after the cooling time period H3.
  • Figs. 11a to 12 show test results for describing problems that may occur if the afterimage compensation is performed if the cooling time of the display panel is not satisfied.
  • Figs. 11a to 12 show a change in a gain value of afterimage compensation according to a change in the cooling time of the display panel 150, after the image driving is finished, if an ambient temperature of the display panel 150 is 25 ⁇ C.
  • the gain value In order to properly perform the afterimage compensation of the display panel 150, the gain value must maintain a predetermined value or more.
  • Figs. 11a to 1 If show a change in an afterimage gain value according to a pixel with respect to each of a plurality of image scanning lines.
  • each test was performed in a case where the afterimage compensation was performed immediately after the display panel 150 finished the image driving, in a case where the afterimage compensation was performed after 2 minutes, in a case where the afterimage compensation was performed after 6 minutes, in a case where the afterimage compensation was performed after 20 minutes, and in a case where the afterimage compensation was performed after 60 minutes. It is assumed that the cooling time of the display panel 150 necessary for the afterimage compensation is 60 minutes.
  • the waveform on which the afterimage compensation is performed satisfies the cooling time after 60 minutes from the finish of the image driving.
  • Fig. 11a is a waveform diagram showing a change in an afterimage compensation value according to a pixel, which was measured at a 2100th image scanning line.
  • Fig. 11b is a waveform diagram showing a change in an afterimage compensation value according to a pixel, which was measured at a 1950th image scanning line.
  • Fig. 11c is a waveform diagram showing a change in an afterimage compensation value according to a pixel, which was measured at a 1580th image scanning line.
  • Fig. 11d is a waveform diagram showing a change in an afterimage compensation value according to a pixel, which was measured at a 1220th image scanning line.
  • Fig. 11e is a waveform diagram showing a change in an afterimage compensation value according to a pixel, which was measured at a 1000th image scanning line.
  • Fig. 1 If is a waveform diagram showing a change in an afterimage compensation value according to a pixel, which was measured at a 500th image scanning line.
  • the gain value of the afterimage compensation is rapidly reduced so that the afterimage compensation is rapidly performed immediately after the image driving is finished. That is, if the cooling time is short as compared with the cooling time of the display panel 150, the afterimage compensation gain value becomes small, thus causing the problem that reduces the compensation rate of the pixel.
  • Fig. 12 is an enlarged view of a portion 1150 of the graph of Fig. 11e .
  • first to fifth gain waveforms 1201 to 1209 are shown on the 1000th image scanning line.
  • the first gain waveform 1201 is a waveform showing a change in the afterimage compensation gain value according to a pixel, if the afterimage compensation is performed, immediately after the image driving (after 1 second) on the display panel 150.
  • the second gain waveform 1203 is a waveform showing a change in the afterimage compensation gain value according to a pixel, if the afterimage compensation is performed, after 2 minutes from the finish of the image driving on the display panel 150.
  • the third gain waveform 1205 is a waveform showing a change in the afterimage compensation gain value according to a pixel, if the afterimage compensation is performed, after 6 minutes from the finish of the image driving on the display panel 150.
  • the fourth gain waveform 1207 is a waveform showing a change in the afterimage compensation gain value according to a pixel, if the afterimage compensation is performed, after 20 minutes from the finish of the image driving on the display panel 150.
  • the fifth gain waveform 1209 is a waveform showing a change in the afterimage compensation gain value according to a pixel, if the afterimage compensation is performed, after 60 minutes from the finish of the image driving on the display panel 150.
  • the afterimage compensation gain values corresponding to the 1790th pixel are compared.
  • the afterimage compensation gain value is 0.42 in the case of the fifth gain waveform 1209, 0.39 in the case of the fourth gain waveform 1207, 0.31 the case of the third gain waveform 1205, 0.26 the case of the second gain waveform 1203, and 0.18 the case of the first gain waveform 1201.
  • the afterimage compensation gain value is reduced.
  • the above-described method may also be embodied as processor-readable codes on a program-recorded medium.
  • the processor-readable medium may include a ROM, a RAM, a CD-ROM, a magnetic tape, a floppy disk, and an optical data storage device.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Claims (13)

  1. Appareil d'affichage (100) à diodes électroluminescentes organiques comprenant :
    un panneau d'affichage (150) ;
    une mémoire (170) configurée pour stocker un temps de refroidissement requis pour une compensation d'image rémanente du panneau d'affichage (150) ;
    un processeur (190) configuré pour mesurer un temps d'excitation du panneau d'affichage (150) ;
    un circuit de décharge (130) configuré pour décharger une tension d'un condensateur (134) inclus dans le circuit de décharge (130) lorsqu'il est déterminé par le processeur que le temps d'excitation mesuré du panneau d'affichage (150) est supérieur à un temps prédéterminé et que la fourniture d'une énergie de CA au panneau d'affichage (150) depuis une unité de fourniture d'énergie électrique (110) est coupée,
    dans lequel le processeur (190) est en outre configuré pour :
    si l'énergie de CA est fournie, déterminer si le temps de refroidissement est satisfait, sur la base d'un signal de sortie délivré en sortie du circuit de décharge (130), et si le temps de refroidissement est satisfait, exécuter la compensation d'image rémanente du panneau d'affichage ;
    dans lequel le circuit de décharge (130) comprend :
    le condensateur (134), qui est configuré pour être chargé ou déchargé avec la tension ;
    un premier commutateur (133) configuré pour être désactivé lorsque l'énergie de CA n'est pas fournie au panneau d'affichage (150) et pour être activé lorsque l'énergie de CA est fournie au panneau d'affichage (150) ; et
    un deuxième commutateur (135) configuré pour être activé ou désactivé en fonction de la charge du condensateur (134),
    caractérisé en ce que
    le circuit de décharge (130) est configuré pour délivrer en sortie un signal de décharge incomplète lorsque le deuxième commutateur (135) est activé, et délivrer en sortie un signal de décharge complète lorsque le deuxième commutateur (135) est désactivé,
    le processeur (190) est en outre configuré pour déterminer que le temps de refroidissement est satisfait lorsque le signal de décharge complète est détecté, et
    le circuit de décharge (130) comprend en outre :
    une borne de commande de décharge (132) configurée pour être commandée par le processeur pour appliquer un signal haut pour activer le premier commutateur (133) ou un signal bas pour désactiver le premier commutateur (133) selon que l'énergie électrique est ou non fournie au panneau d'affichage (150) ; et
    une borne de contrôle de décharge (136) configurée pour délivrer en sortie le signal de décharge complète ou le signal de décharge incomplète.
  2. Appareil d'affichage (100) à diodes électroluminescentes organiques selon la revendication 1,
    dans lequel la borne de contrôle de décharge (136) délivre en sortie le signal de décharge incomplète lorsqu'une tension mesurée en un premier point de référence (K1) à une extrémité du deuxième commutateur (135) est une première tension ou inférieure, et la borne de contrôle de décharge (136) délivre en sortie le signal de décharge complète lorsque la tension mesurée au premier point de référence (K1) est une deuxième tension ou supérieure.
  3. Appareil d'affichage (100) à diodes électroluminescentes organiques selon la revendication 2, dans lequel le processeur (190) exécute la compensation d'image rémanente si le signal de décharge complète est détecté par l'intermédiaire de la borne de contrôle de décharge (136), et le processeur (190) n'exécute pas la compensation d'image rémanente si le signal de décharge incomplète est détecté.
  4. Appareil d'affichage (100) à diodes électroluminescentes organiques selon la revendication 3, dans lequel, si le signal de décharge incomplète est détecté, le processeur (190) délivre en sortie une notification indiquant que le temps de refroidissement du panneau d'affichage (150) n'est pas assuré.
  5. Appareil d'affichage (100) à diodes électroluminescentes organiques selon la revendication 4, dans lequel le processeur (190) exécute la compensation d'image rémanente si le temps de refroidissement est satisfait.
  6. Appareil d'affichage (100) à diodes électroluminescentes organiques selon la revendication 1, dans lequel le premier commutateur (133) est un transistor à jonctions bipolaires et le deuxième commutateur (135) est un transistor à effet de champ.
  7. Appareil d'affichage (100) à diodes électroluminescentes organiques selon la revendication 2, comprenant en outre un troisième commutateur (137) configuré pour réduire une période inconnue de la tension mesurée au premier point de référence (K1),
    dans lequel la période inconnue est une période prise pour que la première tension atteigne la deuxième tension.
  8. Appareil d'affichage (100) à diodes électroluminescentes organiques selon la revendication 7, dans lequel le troisième commutateur (137) est un transistor à effet de champ.
  9. Appareil d'affichage (100) à diodes électroluminescentes organiques selon la revendication 2,
    dans lequel le circuit de décharge (130) comprend en outre un circuit CI de réinitialisation (140) disposé entre le deuxième commutateur (135) et la borne de contrôle de décharge (136) et configuré pour supprimer une période inconnue prise pour que la première tension atteigne la deuxième tension, et
    le circuit CI de réinitialisation (140) délivre en sortie le signal de décharge complète si une tension prédéterminée ou supérieure est entrée, et délivre en sortie le signal de décharge incomplète si une tension inférieure à la tension prédéterminée est entrée.
  10. Appareil d'affichage (100) à diodes électroluminescentes organiques selon la revendication 1, dans lequel le processus recharge une tension du condensateur (134) si le signal de décharge complète est détecté, et détermine que le circuit de décharge (130) dysfonctionne si le signal de décharge complète indiquant que la décharge de la tension du condensateur (134) est complète est redétecté, et n'exécute pas la compensation d'image rémanente.
  11. Appareil d'affichage (100) à diodes électroluminescentes organiques selon la revendication 10, dans lequel le processeur (190) recharge la tension du condensateur (134), et exécute la compensation d'image rémanente si le signal de décharge incomplète indiquant que la décharge de la tension du condensateur (134) n'a pas été complète est détecté.
  12. Appareil d'affichage (100) à diodes électroluminescentes organiques selon la revendication 1, dans lequel la borne de commande de décharge (132) est une borne de sortie d'entrée/sortie de port d'application générale (GPIO), et la borne de contrôle de décharge (136) est une borne d'entrée GPIO.
  13. Appareil d'affichage (100) à diodes électroluminescentes organiques selon la revendication 1, dans lequel le processeur (190) est en outre configuré pour exécuter la compensation d'image rémanente du panneau d'affichage (150) si le temps de refroidissement est satisfait, dans lequel le processeur (190) mesure une quantité réduite de courant passant à travers un pixel constituant le panneau d'affichage (150) et applique la quantité réduite de courant au pixel.
EP18196456.0A 2017-09-25 2018-09-25 Afficheur à diode électroluminescente organique Active EP3460786B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201762562499P 2017-09-25 2017-09-25
KR1020170142738A KR102446219B1 (ko) 2017-09-25 2017-10-30 유기 발광 다이오드 표시 장치

Publications (2)

Publication Number Publication Date
EP3460786A1 EP3460786A1 (fr) 2019-03-27
EP3460786B1 true EP3460786B1 (fr) 2021-08-11

Family

ID=63683692

Family Applications (1)

Application Number Title Priority Date Filing Date
EP18196456.0A Active EP3460786B1 (fr) 2017-09-25 2018-09-25 Afficheur à diode électroluminescente organique

Country Status (1)

Country Link
EP (1) EP3460786B1 (fr)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5317419B2 (ja) * 2007-03-07 2013-10-16 株式会社ジャパンディスプレイ 有機ｅｌ表示装置
DE102012024520B4 (de) * 2012-09-28 2017-06-22 Lg Display Co., Ltd. Organische lichtemittierende Anzeige und Verfahren zum Entfernen eines Bildverbleibs von derselben
KR102276246B1 (ko) * 2014-12-24 2021-07-13 엘지디스플레이 주식회사 표시장치 및 이의 구동방법

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
EP3460786A1 (fr) 2019-03-27

Similar Documents

Publication Publication Date Title
US10181290B2 (en) Display device and method of driving the same
EP2736039B1 (fr) Dispositif d'affichage électroluminescent organique
KR101829398B1 (ko) 유기전계발광 표시장치 및 그의 구동방법
CN104103239A (zh) 有机发光二极管像素电路及其驱动方法
KR20120002069A (ko) 유기전계발광 표시장치 및 그의 구동방법
US20120098810A1 (en) Driving circuit for pixels of an active matrix organic light-emitting diode display and method for driving pixels of an active matrix organic light-emitting diode display
JP2009300753A (ja) 表示装置及び駆動方法
KR101609488B1 (ko) 화상 표시 장치
KR102556467B1 (ko) 유기 발광 표시 장치 및 그의 감마 기준 전압 설정 방법
US10923029B2 (en) Pixel circuit
US20140292838A1 (en) Organic light emitting display device and driving method thereof
KR102446219B1 (ko) 유기 발광 다이오드 표시 장치
KR102182382B1 (ko) 유기발광소자표시장치 및 그 구동방법
KR102446533B1 (ko) 유기발광표시장치 및 그에 대한 구동회로
CN100543820C (zh) 主动式矩阵有机发光二极管显示器及其驱动方法
US10867550B2 (en) Organic light emitting diode display device
EP3460786B1 (fr) Afficheur à diode électroluminescente organique
CN100507993C (zh) 发光装置以及包括缓冲器的发光装置的驱动方法
KR20220000125A (ko) 회로 소자의 특성 값 센싱 방법 및 이를 이용한 디스플레이 장치
CN109147670B (zh) 一种像素补偿电路及其驱动方法、显示装置
US20220070983A1 (en) LED Driving Device and LED Driving Method
CN101221729B (zh) 主动式矩阵有机发光二极管显示器
KR20190047455A (ko) 유기발광표시장치 및 그의 구동방법
US9202426B2 (en) Display driving circuit and driving method of display unit
KR102276243B1 (ko) 표시장치와 이의 구동방법

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN PUBLISHED

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20190408

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20190904

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20210211

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602018021526

Country of ref document: DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Ref country code: AT

Ref legal event code: REF

Ref document number: 1420196

Country of ref document: AT

Kind code of ref document: T

Effective date: 20210915

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20210811

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1420196

Country of ref document: AT

Kind code of ref document: T

Effective date: 20210811

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211111

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211111

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211213

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602018021526

Country of ref document: DE

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20210930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20220512

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210925

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210925

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210930

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20211011

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20220925

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20180925

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220925

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230807

Year of fee payment: 6

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210811