EP3414791A1 - Antenna package for a millimetre wave integrated circuit - Google Patents

Antenna package for a millimetre wave integrated circuit

Info

Publication number
EP3414791A1
EP3414791A1 EP16747874.2A EP16747874A EP3414791A1 EP 3414791 A1 EP3414791 A1 EP 3414791A1 EP 16747874 A EP16747874 A EP 16747874A EP 3414791 A1 EP3414791 A1 EP 3414791A1
Authority
EP
European Patent Office
Prior art keywords
antenna
chip
antenna port
package
coupling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP16747874.2A
Other languages
German (de)
French (fr)
Other versions
EP3414791B1 (en
Inventor
Mario Costa
Fabio Morgia
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of EP3414791A1 publication Critical patent/EP3414791A1/en
Application granted granted Critical
Publication of EP3414791B1 publication Critical patent/EP3414791B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01Q—ANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00—Details of, or arrangements associated with, antennas
    • H01Q1/12—Supports; Mounting means
    • H01Q1/22—Supports; Mounting means by structural association with other equipment or articles
    • H01Q1/2283—Supports; Mounting means by structural association with other equipment or articles mounted in or on the surface of a semiconductor substrate as a chip-type antenna or integrated with other components into an IC package

Definitions

  • the present invention relates to an antenna package and to a manufacturing method thereof.
  • the antenna package is particularly designed for a millimetre wave integrated circuit, like a radio frequency (RF) transceiver.
  • RF radio frequency
  • a particularly critical issue for a millimetre wave transceiver design is a coupling of the chip to an antenna port (typically a rectangular waveguide).
  • a classical technique here wire bonding, is used for providing the coupling to an antenna port 802.
  • a (transceiver) chip 803 is connected via a bonding wire 804 to a microstrip line 805, which is further connected to the antenna port 802 of an antenna 801.
  • Classical techniques like wire bonding can, however, not guarantee an acceptable matching between the chip 803 and the antenna port 802 at high frequencies. Further, at such frequencies the bonding wire 804 will even work as a radiator itself. The main problem at high frequencies is thus to provide a low-complex, robust, but low- cost packaging solution, in which classical techniques for RF coupling between a (transceiver) chip and an antenna port are avoided.
  • flip-chip bumps are used for the coupling. That is, in a wafer level chip scale packaging (WLCSP), a chip is packaged in a ball grid array with the surface of the chip facing down to a PCB, on which it is mounted (package).
  • WLCSP wafer level chip scale packaging
  • the flip- chip bump approach shows acceptable performance at high frequencies, but requires a very accurate assembling process, and moreover, a total packaging insertion loss is not optimized.
  • the present invention aims at improving the conventional approaches for packaging millimetre wave integrated circuits.
  • the present invention has the object to provide a low-complex, a robust, and a low-cost packaging solution, which is suitable for high frequencies and avoids classical techniques for signal coupling, like wire bonding.
  • the packaging solution should not be related to an antenna gain requirement.
  • the packaging solution should also allow for a high performance, and should particularly be optimized with respect to insertion loss and return loss. Also a back short should be avoided in the packaging solution.
  • the object of the present invention is achieved by the solution provided in the enclosed independent claims.
  • Advantageous implementations of the present invention are further defined in the dependent claims.
  • the present invention proposes an on-chip interconnection for high frequency signals.
  • a first aspect of the present invention provides an antenna package comprising an antenna with an embedded antenna port, the antenna including an antenna port side and an antenna radiation side, and a semiconductor chip provided on the antenna port side, wherein the chip comprises coupling elements for coupling RF signals from a top side of the chip to the antenna port, the coupling elements comprising: a matching network including a high-impedance microstrip line and a ground window on the top side of the chip, a resonant dielectric cavity within the chip, and a metal coupling slot facing the antenna port on a bottom side of the chip.
  • An embedded antenna port means that the antenna port is completely included within the structure of the antenna.
  • a microstrip line is a high-impedance microstrip line, if its impedance is larger than 50 ⁇ .
  • the impedance of the microstrip line of the antenna package of the first aspect is even in the range of 70-80 ⁇ .
  • the chip assembled on the antenna port side of the antenna is directly coupled to antenna port in the antenna. Therefore, a low-complex, robust, but also low-cost packaging solution is achieved by the antenna package.
  • a particular advantage of the antenna package is that insertion loss can be optimized. Further, the antenna package requires no back short waveguide or the like. Also, no intermediate PCB is required between the chip and the antenna port. Finally, the antenna advantageously acts as grounded mechanical carrier for the chip in the antenna package.
  • side walls of the resonant dielectric cavity are defined by ground vias connection a top and a bottom ground layer of the chip. This provides a simple implementation of the resonant dielectric cavity created inside of the chip.
  • the coupling slot is dimensioned and arranged such that, when the package is viewed from the antenna port side, the antenna port completely includes the coupling slot.
  • a ⁇ /4 waveguide is arranged between the chip and the antenna port.
  • the ⁇ /4 waveguide significantly improves the performance of the antenna package, due to an improved matching between the chip and the antenna port.
  • the ⁇ /4 waveguide is dimensioned and arranged such that it completely includes the coupling slot on the bottom side of the chip.
  • a ratio between a surface size of the ⁇ /4 waveguide and a surface size of the coupling slot is in a range of 6-8, and is in particular 7.
  • the RF signals are of a frequency above 90 GHz, and in particular in a frequency range of 140-160 GHz. At high frequencies above 90 GHz the antenna package is particularly feasible and effective.
  • the antenna port is dimensioned smaller than the chip.
  • the antenna package provides an on-chip interconnection that is also feasible from a cost point of view.
  • the coupling slot is included completely in the resonant dielectric cavity. Thereby, the overall performance of the antenna package can be improved.
  • the chip comprises a plurality of metal coupling slots on its bottom side for coupling the RF signals into a plurality of antenna ports.
  • a chip with, for instance, a double transition / interconnection can be used in the antenna package.
  • the chip is manufactured in the GaAs material system.
  • the antenna package is designed and optimized for this GaAs material system.
  • a second aspect of the present invention provides a method of manufacturing an antenna package, the method comprising the steps of providing an antenna with an embedded antenna port, the antenna including an antenna port side and an antenna radiation side, providing a semiconductor chip on the antenna port side, configuring the chip with coupling elements for coupling RF signals from a top side of the chip to the antenna port by: providing a matching network including a high-impedance microstrip line and a ground window on the top side of the chip, creating a resonant dielectric cavity within the chip, and providing a metal coupling slot facing the antenna port on a bottom side of the chip.
  • side walls of the resonant dielectric cavity are defined by ground vias connection a top and a bottom ground layer of the chip.
  • the coupling slot is dimensioned and arranged such that, when the package is viewed from the antenna port side, the antenna port completely includes the coupling slot.
  • a ⁇ /4 waveguide is arranged between the chip and the antenna port.
  • the ⁇ /4 waveguide is dimensioned and arranged such that it completely includes the coupling slot on the bottom side of the chip.
  • a ratio between a surface size of the ⁇ /4 waveguide and a surface size of the coupling slot is selected to be in a range of 6-8, and is in particular selected to be 7.
  • the RF signals are of a frequency above 90 GHz, and in particular in a frequency range of 140-160 GHz.
  • the antenna port is dimensioned smaller than the chip.
  • the coupling slot is included completely in the resonant dielectric cavity.
  • the chip is provided with a plurality of metal coupling slots on its bottom side for coupling the RF signals into a plurality of antenna ports.
  • the chip is manufactured in the GaAs material system.
  • Fig. 1 shows a top view and a side view of an antenna package according to an embodiment of the present invention.
  • Fig. 2 shows an antenna package according to an embodiment of the present invention.
  • Fig. 3 shows a top view and a bottom view of a semiconductor chip of an antenna package according to an embodiment of the present invention.
  • Fig. 4 shows a bottom view and a side view of an antenna package according to an embodiment of the present invention.
  • Fig. 5 shows a simulation of insertion loss and return loss of an antenna package according to an embodiment of the present invention.
  • Fig. 6 shows a measurement of insertion loss and return loss of an antenna package according to an embodiment of the present invention.
  • Fig. 7 shows in a flow diagram a method according to an embodiment of the present invention. shows a conventional antenna package.
  • Fig. 1 shows an antenna package 100 according to an embodiment of the present invention.
  • the antenna package 100 is shown in a top view and in a side view, respectively.
  • the antenna package 100 generally includes an antenna 101 with an antenna port side and an antenna radiator elements side (antenna radiation side), and a chip 103.
  • the antenna port side may be defined as the side of the antenna including a waveguide portion for connecting the antenna to the chip.
  • the waveguide portion may be a portion of the antenna port as described below with reference to figure 1.
  • the waveguide portion may be a portion of an additional waveguide embedded in the antenna and arranged between the antenna port and the chip.
  • the antenna radiation side is the side of the antenna including the radiation elements and opposite the antenna port side.
  • the chip 103 is provided on the antenna 101, specifically on the antenna port side of the antenna 101.
  • the chip 103 is advantageously a millimeter wave integrated circuit, for instance, a high frequency transceiver. High frequencies in the context of the present invention are considered frequencies of at or above 90GHz.
  • the chip 103 of the antenna package 100 may operate with RF signals having a frequency above 90 GHz, for example, in a frequency range of 140-160 GHz.
  • the chip 103 of the antenna package 100 is configured to couple RF signals from a top side of the chip 103 (the side not facing the antenna 101) into the antenna 101, more specifically to an antenna port 102, which is embedded within the antenna 101.
  • the antenna port 102 is, for example, a rectangular waveguide within the antenna 101.
  • the antenna port 102 can also be another interface port, e.g. a port of an antenna filter.
  • the antenna port 102 may be dimensioned smaller than the chip 103.
  • the chip 103 is configured for the coupling of the RF signals by comprising dedicated coupling elements.
  • the RF interconnection between the chip 103 and the antenna port 102 is particularly enabled by a proper design of these coupling elements. That is, the coupling elements are carefully designed to match the operating frequency, specifically in view of minimizing insertion loss and return loss at the operating frequency.
  • the coupling elements comprise a matching network on the top side of the chip 103, a resonant dielectric cavity 106 within the chip 103, and a metal coupling slot 107 facing the antenna port 102 on a bottom side of the chip 103 (the side facing the antenna 101).
  • the matching network includes a high-impedance microstrip line 104, and a ground window 105.
  • a high impedance microstrip line 104 is in general any microstrip line having an impedance larger than 50 ⁇ .
  • the microstrip line 104 may have an impedance of 70-80 ⁇ .
  • the size of the microstrip line 104 and of the ground window 105, respectively, is optimized in dependence of the frequency of the RF signals.
  • the microstrip line 104 may be grounded with one of its ends. Further, the top view of the chip 103 shows outlines of the resonant cavity 106 created inside the chip 103.
  • the side walls of the resonant cavity 106 may be defined by ground via holes, as explained in more detail below.
  • the resonant cavity 106 is designed to create a resonance in the frequency band of the used RF signals, and supports injection of the RF signals via the coupling slot 107 into the antenna port 102.
  • the side view of the antenna package 100 in Fig. 1 shows the coupling metal slot 107 provided on the bottom side of the chip 103.
  • the RF signals are in the end coupled from this coupling slot 107 into the antenna port 102.
  • the coupling slot 107 may be made by patterning a back side metal of the chip 103.
  • the coupling slot 107 may be arranged centrally in the resonant cavity 106 (in a top or bottom view of the chip 103), and has a width as narrow as possible.
  • the coupling slot 107 may also be dimensioned and arranged such that, when the antenna package 100 is viewed from below i.e. from the antenna port side, the antenna port 102 completely includes the coupling slot 107.
  • the main advantage of the antenna package 100 is that the chip 103 is coupled directly to the antenna port 102. Further, the coupling elements presented above are particularly suitable for the highest millimeter wave applications, and are not related to the antenna gain requirement.
  • the interconnection for the RF signals is mainly on-chip, and is designed to couple the signals from the top side of chip 103 directly into the antenna port 102 under the chip 103.
  • the antenna package 100 is specifically feasible at f>90GHz, due to the small size of the antenna port 102 compared to the size of the chip 103 at these high frequencies.
  • the antenna port 102 mechanic is, at the same time, the mechanic carrier (ground), on which the chip 103 is assembled. Therefore, no dedicated ground is necessary, thereby reducing the size of the antenna package.
  • Fig. 2 shows another antenna package 100 according to an embodiment of the present invention.
  • the antenna package 100 of Fig. 2 expands the antenna package 100 of Fig. 1, and identical elements are provided with the same reference signs.
  • the antenna package 100 of Fig. 2 also includes the chip 103 and the antenna 101.
  • the chip 103 also has coupling elements comprising the microstrip line 104, the ground window 105 (not shown in Fig. 2), the resonant cavity 106, and the coupling slot 107.
  • the antenna 101 also has the embedded antenna port 102, to which the RF signals are coupled from the top side of the chip 103.
  • the antenna package 100 of Fig. 2 is shown with a ground via 203.
  • a plurality of such ground vias 203 may define the side walls of the resonant cavity 106.
  • the ground vias 203 thereby connect a top and a bottom ground layer of the chip 103, and may reach from the top side of the chip 103 to its bottom side.
  • the antenna package 100 of Fig. 2 may have a ⁇ /4 waveguide 201 arranged between the chip 103 and the antenna port 102.
  • the ground vias 203 and the ⁇ /4 waveguide 201 can be provided together or independently from another. That means, only the ground vias 203 or only the ⁇ /4 waveguide 201 may be present.
  • the ⁇ /4 waveguide 201 is provided adjacent to the bottom side of the chip 103, which is configured with the metal coupling slot 107. That is, the open coupling slot 107, which could be provided in the bottom ground layer of the chip 103, faces down to the ⁇ /4 waveguide line 201.
  • the size of the ⁇ /4 waveguide 201 may be designed greater than the metal coupling slot 107, in order to make the performance of the interconnection insensitive to alignment tolerances between the chip 103 and the mechanics of the antenna port 102.
  • the ⁇ /4 waveguide 201 has the function to improve the matching between the chip 103 and the antenna port 102.
  • the dimensions of the ⁇ /4 waveguide 201 may be such that the coupling slot 107 of the chip 103 is completely included therein.
  • the ⁇ /4 waveguide 201 may be dimensioned and arranged such that it completely covers or includes the coupling slot 107 on the bottom side of the chip 103. This design constraint allows making the performance of the interconnection less sensitive to the alignment tolerances between the chip 103 and the mechanics of the antenna port 102.
  • a ratio between the sizes of the of the intermediate ⁇ /4 waveguide 201 surface and the coupling slot 107 surface on the bottom side of the chip 103 is a design trade-off between the best wide band transition (RF interconnection) performance result and a lower sensitivity of the same transition performance to the alignment tolerances between the chip 103 and the mechanics of the antenna port 102.
  • this ratio is advantageously about 7 for a transition (RF interconnection) designed on a GaAs semiconductor substrate and working in the D-band.
  • a ratio of a surface size of the ⁇ /4 waveguide 201 and a surface size of the coupling slot 107 may be in a range of 6- 8, and in particular it is around 7 for the antenna package 100.
  • Fig. 3 shows a top view and a bottom view of the chip 103 included in the antenna package 100 of Fig. 2.
  • the chip 103 includes the resonant cavity 106 defined by a plurality of ground vias 203, the matching network made of microstrip line 104 and ground window 105, and the coupling slot 107. It can be seen that the coupling slot 107 may be included completely in the resonant dielectric cavity 106. In particular, it is arranged centrally within the borders of the cavity 106.
  • Fig. 4 shows another antenna package 100, which expands the antenna packages 100 shown in the Figs. 1 and 2, respectively.
  • the antenna package 100 is shown in a bottom view and a side view.
  • a plurality of ground vias 203 arranged for example in a regular pattern may define each side wall of the resonant cavity 106.
  • the ⁇ /4 waveguide 201 may be dimensioned and arranged such that it completely covers the coupling slot 107 on the bottom side of the chip 103.
  • the antenna port 102 may be dimensioned smaller than the chip 103, which is feasible at high operating frequencies. Further, also the ⁇ /4 waveguide 201 may be dimensioned smaller than the chip 103, but such that it still covers the coupling slot 107 completely. Further, the ⁇ /4 waveguide 201 may be dimensioned larger than the antenna port 102, at least in one of its dimension.
  • the side view of the antenna package 100 shows that one or more PCBs 401 may be provided adjacent to the chip 103 on the antenna port side of the antenna 101.
  • a two layer PCB 401 may be bonded to the antenna port side of the antenna 101.
  • the PCB 401 can comprise biasing and/or signaling pads for connecting the chip 103.
  • an antenna package 100 of small size for instance for operating frequencies in the D-band, and specifically with dimensions of about 4x4cm.
  • Such an antenna package 100 can be further assembled as a standard SMD device on a PCB or the like.
  • Fig. 5 shows exemplarily an implementation of an antenna package 100 (left side) designed for the D-band, i.e. 140-160 GHz.
  • the transmission of RF signals from the chip 103 via the coupling slot 107 to the antenna port 102 is implemented as explained above.
  • the exemplary antenna package 100 comprises a chip 103 made from GaAs, the chip 103 having a thickness of 50 ⁇ .
  • the chip 103 is provided on the antenna 101 to directly face the antenna port 102.
  • the antenna port 102 has dimensions of 1.65x0.825mm, and is thus suitable for frequencies between 120-170GHz.
  • Fig. 5 shows (right side) simulation results for insertion loss and return loss (in dB, provided on the vertical axis) in dependence of the operating frequency (in GHz, provided on the horizontal axis).
  • the simulations were performed with an EM HFSS 3D simulator (Ansys).
  • Fig. 6 shows exemplarily a test jig implementation in order to check the chip to antenna port interconnection performances, of which simulation results are shown in Fig. 5.
  • a single chip 103 includes a double transition into two ports.
  • Fig. 6 shows (bottom) measurement results for insertion loss and return loss (in dB, provided on the vertical axis) in dependence of the operating frequency (in GHz, provided on the horizontal axis).
  • the chip 103 was assembled on a test jig with two standard rectangular waveguide output ports as antenna ports 102. As shown in Fig. 6, these output ports both connected (via a bend) to a waveguide.
  • a network analyzer was used to measure the total losses in the assembly. Then, the single transition loss was obtained by de-embedding the test jig losses from the total measured losses.
  • Fig. 7 shows a method 700 of manufacturing an antenna package 100, in particular a package for a millimeter wave integrated circuit.
  • a first step 701 of the method 700 an antenna 101 with an embedded antenna port 102 is provided, the antenna 101 including an antenna port side and an antenna radiation side.
  • a semiconductor chip 103 is provided on the antenna 101 port side.
  • the chip 103 is configured with coupling elements for coupling RF signals from a top side of the chip 103 to the antenna port 102.
  • the third step 703 includes to this end a first sub-step 7031 , in which a matching network including a high-impedance microstrip line 104 and a ground window 105 is provided on the top side of the chip 103, a second sub-step 7032, in which a resonant dielectric cavity 106 is created within the chip 103, and a third sub-step 7033, in which a metal coupling slot 107 facing the antenna port 102 on a bottom side of the chip 103 is provided.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Waveguide Aerials (AREA)

Abstract

The present invention provides an antenna package 100 and a manufacturing method thereof. The antenna package 100 comprises an antenna 101 with an embedded antenna port 102. The antenna 101 has an antenna port side and an antenna radiation side. A semiconductor chip 103 is provided on the antenna port side of the antenna 101. The chip 103 comprises coupling elements for coupling radio frequency signals from a top side of the chip 103 to the antenna port 102. These coupling elements comprise a matching network including a high-impedance microstrip line 104 and a ground window 105 on the top side of the chip 103, a resonant dielectric cavity 106 within the chip 103, and a metal coupling slot 107 facing the antenna port 102 on a bottom side of the chip 103.

Description

ANTENNA PACKAGE FOR A MILLIMETRE WAVE INTEGRATED CIRCUIT
TECHNICAL FIELD The present invention relates to an antenna package and to a manufacturing method thereof. The antenna package is particularly designed for a millimetre wave integrated circuit, like a radio frequency (RF) transceiver.
BACKGROUND
Characterization and packaging of millimetre wave integrated circuits is challenging, since at higher frequencies (e.g. at f>90GHz in the W, D ... bands), a wavelength becomes comparable to, or at least a fraction of, the size of the packaging structure. A particularly critical issue for a millimetre wave transceiver design is a coupling of the chip to an antenna port (typically a rectangular waveguide).
In a conventional package 800 shown in Fig. 8, a classical technique, here wire bonding, is used for providing the coupling to an antenna port 802. In particular, a (transceiver) chip 803 is connected via a bonding wire 804 to a microstrip line 805, which is further connected to the antenna port 802 of an antenna 801. Classical techniques like wire bonding can, however, not guarantee an acceptable matching between the chip 803 and the antenna port 802 at high frequencies. Further, at such frequencies the bonding wire 804 will even work as a radiator itself. The main problem at high frequencies is thus to provide a low-complex, robust, but low- cost packaging solution, in which classical techniques for RF coupling between a (transceiver) chip and an antenna port are avoided.
Conventionally, this problem is addressed by preventing, for instance, any wire bonding connections between the chip 803 and the package microstrip line 805 connected to the antenna port 802. Thereby, unwanted effects of a series RF bond inductance, which hamper operation at high frequencies, are avoided. Several conventional approaches for removing wire bonding connections exist. In a first conventional approach, single antenna elements or multiple antenna elements (antenna arrays) are integrated into a chip, resulting in a highest level of integration. However, the disadvantage of this approach is that a high antenna gain, embedded in a semiconductor chip, is not a cost effective solution (because too much semiconductor area is needed).
In a second conventional approach, flip-chip bumps are used for the coupling. That is, in a wafer level chip scale packaging (WLCSP), a chip is packaged in a ball grid array with the surface of the chip facing down to a PCB, on which it is mounted (package). The flip- chip bump approach shows acceptable performance at high frequencies, but requires a very accurate assembling process, and moreover, a total packaging insertion loss is not optimized.
US 2007/216493 Al suggests a coupling from a planar substrate/chip circuit microwave transmission line to an external waveguide on the back of the substrate/chip. However, the disadvantage of this approach is that the effective transition to the waveguide is external to the chip, and thus a back short (GND plane) is required. Moreover, in order to work properly, the interconnection needs two additional substrates provided below the chip.
SUMMARY
In view of the above-mentioned problems and disadvantages, the present invention aims at improving the conventional approaches for packaging millimetre wave integrated circuits. The present invention has the object to provide a low-complex, a robust, and a low-cost packaging solution, which is suitable for high frequencies and avoids classical techniques for signal coupling, like wire bonding. Further, the packaging solution should not be related to an antenna gain requirement. The packaging solution should also allow for a high performance, and should particularly be optimized with respect to insertion loss and return loss. Also a back short should be avoided in the packaging solution.
The object of the present invention is achieved by the solution provided in the enclosed independent claims. Advantageous implementations of the present invention are further defined in the dependent claims. In particular the present invention proposes an on-chip interconnection for high frequency signals.
A first aspect of the present invention provides an antenna package comprising an antenna with an embedded antenna port, the antenna including an antenna port side and an antenna radiation side, and a semiconductor chip provided on the antenna port side, wherein the chip comprises coupling elements for coupling RF signals from a top side of the chip to the antenna port, the coupling elements comprising: a matching network including a high-impedance microstrip line and a ground window on the top side of the chip, a resonant dielectric cavity within the chip, and a metal coupling slot facing the antenna port on a bottom side of the chip.
An embedded antenna port means that the antenna port is completely included within the structure of the antenna. A microstrip line is a high-impedance microstrip line, if its impedance is larger than 50Ω. In particular, the impedance of the microstrip line of the antenna package of the first aspect is even in the range of 70-80Ω.
In the antenna package of the first aspect, the chip assembled on the antenna port side of the antenna is directly coupled to antenna port in the antenna. Therefore, a low-complex, robust, but also low-cost packaging solution is achieved by the antenna package. A particular advantage of the antenna package is that insertion loss can be optimized. Further, the antenna package requires no back short waveguide or the like. Also, no intermediate PCB is required between the chip and the antenna port. Finally, the antenna advantageously acts as grounded mechanical carrier for the chip in the antenna package.
In a first implementation form of the antenna package according to the first aspect, side walls of the resonant dielectric cavity are defined by ground vias connection a top and a bottom ground layer of the chip. This provides a simple implementation of the resonant dielectric cavity created inside of the chip.
In a second implementation form of the antenna package according to the first aspect as such or according to the first implementation form of the first aspect, the coupling slot is dimensioned and arranged such that, when the package is viewed from the antenna port side, the antenna port completely includes the coupling slot.
Thereby, a low sensitivity to alignment tolerances, i.e. to smaller misalignment, between chip and antenna port is achieved.
In a third implementation form of the antenna package according to the first aspect as such or according to the first implementation form of the first aspect, a λ/4 waveguide is arranged between the chip and the antenna port.
The λ/4 waveguide significantly improves the performance of the antenna package, due to an improved matching between the chip and the antenna port.
In a fourth implementation form of the antenna package according to the third implementation form of the first aspect, the λ/4 waveguide is dimensioned and arranged such that it completely includes the coupling slot on the bottom side of the chip.
Thereby, a low sensitivity to alignment tolerances, i.e. small misalignments, between chip and antenna port is achieved.
In a fifth implementation form of the antenna package according to the third or fourth implementation form of the first aspect, a ratio between a surface size of the λ/4 waveguide and a surface size of the coupling slot is in a range of 6-8, and is in particular 7.
These ratios have been found to be the optimum design trade-off between a best wideband transmission performance and a lower sensitivity of said transmission performance to alignment tolerances between the chip and the antenna port. In a sixth implementation form of the antenna package according to the first aspect as such or according to any implementation form of the first aspect, the RF signals are of a frequency above 90 GHz, and in particular in a frequency range of 140-160 GHz. At high frequencies above 90 GHz the antenna package is particularly feasible and effective.
In a seventh implementation form of the antenna package according to the first aspect as such or according to any implementation form of the first aspect, the antenna port is dimensioned smaller than the chip.
Thus, the antenna package provides an on-chip interconnection that is also feasible from a cost point of view.
In an eighth implementation form of the antenna package according to the first aspect as such or according to any implementation form of the first aspect, the coupling slot is included completely in the resonant dielectric cavity. Thereby, the overall performance of the antenna package can be improved.
In a ninth implementation form of the antenna package according to the first aspect as such or according to any implementation form of the first aspect, the chip comprises a plurality of metal coupling slots on its bottom side for coupling the RF signals into a plurality of antenna ports.
Accordingly, a chip with, for instance, a double transition / interconnection can be used in the antenna package. In a tenth implementation form of the antenna package according to the first aspect as such or according to any implementation form of the first aspect, the chip is manufactured in the GaAs material system.
The antenna package is designed and optimized for this GaAs material system.
A second aspect of the present invention provides a method of manufacturing an antenna package, the method comprising the steps of providing an antenna with an embedded antenna port, the antenna including an antenna port side and an antenna radiation side, providing a semiconductor chip on the antenna port side, configuring the chip with coupling elements for coupling RF signals from a top side of the chip to the antenna port by: providing a matching network including a high-impedance microstrip line and a ground window on the top side of the chip, creating a resonant dielectric cavity within the chip, and providing a metal coupling slot facing the antenna port on a bottom side of the chip.
In a first implementation form of the method according to the second aspect, side walls of the resonant dielectric cavity are defined by ground vias connection a top and a bottom ground layer of the chip.
In a second implementation form of the method according to the second aspect as such or according to the first implementation form of the second aspect, the coupling slot is dimensioned and arranged such that, when the package is viewed from the antenna port side, the antenna port completely includes the coupling slot.
In a third implementation form of the method according to the second aspect as such or according to the first implementation form of the second aspect, a λ/4 waveguide is arranged between the chip and the antenna port. In a fourth implementation form of the method according to the third implementation form of the second aspect, the λ/4 waveguide is dimensioned and arranged such that it completely includes the coupling slot on the bottom side of the chip.
In a fifth implementation form of the method according to the third or fourth implementation form of the second aspect, a ratio between a surface size of the λ/4 waveguide and a surface size of the coupling slot is selected to be in a range of 6-8, and is in particular selected to be 7.
In a sixth implementation form of the method according to the second aspect as such or according to any implementation form of the second aspect, the RF signals are of a frequency above 90 GHz, and in particular in a frequency range of 140-160 GHz. In a seventh implementation form of the method according to the second aspect as such or according to any implementation form of the second aspect, the antenna port is dimensioned smaller than the chip. In an eighth implementation form of the method according to the second aspect as such or according to any implementation form of the second aspect, the coupling slot is included completely in the resonant dielectric cavity.
In a ninth implementation form of the method according to the second aspect as such or according to any implementation form of the second aspect, the chip is provided with a plurality of metal coupling slots on its bottom side for coupling the RF signals into a plurality of antenna ports.
In a tenth implementation form of the method according to the second aspect as such or according to any implementation form of the second aspect, the chip is manufactured in the GaAs material system.
With the method of the second aspect as such and its implementation forms, the same advantages as described for the antenna package of the first aspect as such and its respective implementation forms can be achieved.
It has to be noted that all devices, elements, units and means described in the present application could be implemented in the software or hardware elements or any kind of combination thereof. All steps which are performed by the various entities described in the present application as well as the functionalities described to be performed by the various entities are intended to mean that the respective entity is adapted to or configured to perform the respective steps and functionalities. Even if, in the following description of specific embodiments, a specific functionality or step to be full formed by external entities is not reflected in the description of a specific detailed element of that entity which performs that specific step or functionality, it should be clear for a skilled person that these methods and functionalities can be implemented in respective software or hardware elements, or any kind of combination thereof. BRIEF DESCRIPTION OF THE DRAWINGS
The above described aspects and implementation forms of the present invention will be explained in the following description of specific embodiments in relation to the enclosed drawings, in which:
Fig. 1 shows a top view and a side view of an antenna package according to an embodiment of the present invention.
Fig. 2 shows an antenna package according to an embodiment of the present invention.
Fig. 3 shows a top view and a bottom view of a semiconductor chip of an antenna package according to an embodiment of the present invention.
Fig. 4 shows a bottom view and a side view of an antenna package according to an embodiment of the present invention.
Fig. 5 shows a simulation of insertion loss and return loss of an antenna package according to an embodiment of the present invention.
Fig. 6 shows a measurement of insertion loss and return loss of an antenna package according to an embodiment of the present invention.
Fig. 7 shows in a flow diagram a method according to an embodiment of the present invention. shows a conventional antenna package. DETAILED DESCRIPTION OF THE EMBODIMENTS
Fig. 1 shows an antenna package 100 according to an embodiment of the present invention. The antenna package 100 is shown in a top view and in a side view, respectively. The antenna package 100 generally includes an antenna 101 with an antenna port side and an antenna radiator elements side (antenna radiation side), and a chip 103.
The antenna port side may be defined as the side of the antenna including a waveguide portion for connecting the antenna to the chip. The waveguide portion may be a portion of the antenna port as described below with reference to figure 1. Alternatively, the waveguide portion may be a portion of an additional waveguide embedded in the antenna and arranged between the antenna port and the chip.
The antenna radiation side is the side of the antenna including the radiation elements and opposite the antenna port side.
The chip 103 is provided on the antenna 101, specifically on the antenna port side of the antenna 101. The chip 103 is advantageously a millimeter wave integrated circuit, for instance, a high frequency transceiver. High frequencies in the context of the present invention are considered frequencies of at or above 90GHz. The chip 103 of the antenna package 100 may operate with RF signals having a frequency above 90 GHz, for example, in a frequency range of 140-160 GHz.
The chip 103 of the antenna package 100 is configured to couple RF signals from a top side of the chip 103 (the side not facing the antenna 101) into the antenna 101, more specifically to an antenna port 102, which is embedded within the antenna 101. The antenna port 102 is, for example, a rectangular waveguide within the antenna 101. However, the antenna port 102 can also be another interface port, e.g. a port of an antenna filter. The antenna port 102 may be dimensioned smaller than the chip 103.
The chip 103 is configured for the coupling of the RF signals by comprising dedicated coupling elements. The RF interconnection between the chip 103 and the antenna port 102 is particularly enabled by a proper design of these coupling elements. That is, the coupling elements are carefully designed to match the operating frequency, specifically in view of minimizing insertion loss and return loss at the operating frequency. The coupling elements comprise a matching network on the top side of the chip 103, a resonant dielectric cavity 106 within the chip 103, and a metal coupling slot 107 facing the antenna port 102 on a bottom side of the chip 103 (the side facing the antenna 101). The top view of the antenna package 100 in Fig. 1 shows the chip 103 on the antenna port side of the antenna 101, and particularly shows the matching network provided on the top side of the chip 103. The matching network includes a high-impedance microstrip line 104, and a ground window 105. A high impedance microstrip line 104 is in general any microstrip line having an impedance larger than 50Ω. In particular, the microstrip line 104 may have an impedance of 70-80Ω. The size of the microstrip line 104 and of the ground window 105, respectively, is optimized in dependence of the frequency of the RF signals. The microstrip line 104 may be grounded with one of its ends. Further, the top view of the chip 103 shows outlines of the resonant cavity 106 created inside the chip 103. The side walls of the resonant cavity 106 may be defined by ground via holes, as explained in more detail below. The resonant cavity 106 is designed to create a resonance in the frequency band of the used RF signals, and supports injection of the RF signals via the coupling slot 107 into the antenna port 102.
Finally, the side view of the antenna package 100 in Fig. 1 shows the coupling metal slot 107 provided on the bottom side of the chip 103. As indicated by the arrow, the RF signals are in the end coupled from this coupling slot 107 into the antenna port 102. The coupling slot 107 may be made by patterning a back side metal of the chip 103. The coupling slot 107 may be arranged centrally in the resonant cavity 106 (in a top or bottom view of the chip 103), and has a width as narrow as possible. In particular, the coupling slot 107 included completely within the resonant cavity 106. The coupling slot 107 may also be dimensioned and arranged such that, when the antenna package 100 is viewed from below i.e. from the antenna port side, the antenna port 102 completely includes the coupling slot 107.
The main advantage of the antenna package 100 is that the chip 103 is coupled directly to the antenna port 102. Further, the coupling elements presented above are particularly suitable for the highest millimeter wave applications, and are not related to the antenna gain requirement. The interconnection for the RF signals is mainly on-chip, and is designed to couple the signals from the top side of chip 103 directly into the antenna port 102 under the chip 103. The antenna package 100 is specifically feasible at f>90GHz, due to the small size of the antenna port 102 compared to the size of the chip 103 at these high frequencies. Furthermore, the antenna port 102 mechanic is, at the same time, the mechanic carrier (ground), on which the chip 103 is assembled. Therefore, no dedicated ground is necessary, thereby reducing the size of the antenna package.
Fig. 2 shows another antenna package 100 according to an embodiment of the present invention. The antenna package 100 of Fig. 2 expands the antenna package 100 of Fig. 1, and identical elements are provided with the same reference signs.
The antenna package 100 of Fig. 2 also includes the chip 103 and the antenna 101. The chip 103 also has coupling elements comprising the microstrip line 104, the ground window 105 (not shown in Fig. 2), the resonant cavity 106, and the coupling slot 107. The antenna 101 also has the embedded antenna port 102, to which the RF signals are coupled from the top side of the chip 103.
Additionally, the antenna package 100 of Fig. 2 is shown with a ground via 203. A plurality of such ground vias 203 may define the side walls of the resonant cavity 106. The ground vias 203 thereby connect a top and a bottom ground layer of the chip 103, and may reach from the top side of the chip 103 to its bottom side.
Furthermore, the antenna package 100 of Fig. 2 may have a λ/4 waveguide 201 arranged between the chip 103 and the antenna port 102. The ground vias 203 and the λ/4 waveguide 201 can be provided together or independently from another. That means, only the ground vias 203 or only the λ/4 waveguide 201 may be present.
The λ/4 waveguide 201 is provided adjacent to the bottom side of the chip 103, which is configured with the metal coupling slot 107. That is, the open coupling slot 107, which could be provided in the bottom ground layer of the chip 103, faces down to the λ/4 waveguide line 201. The size of the λ/4 waveguide 201 may be designed greater than the metal coupling slot 107, in order to make the performance of the interconnection insensitive to alignment tolerances between the chip 103 and the mechanics of the antenna port 102.
The λ/4 waveguide 201 has the function to improve the matching between the chip 103 and the antenna port 102. The dimensions of the λ/4 waveguide 201 may be such that the coupling slot 107 of the chip 103 is completely included therein. In other words, the λ/4 waveguide 201 may be dimensioned and arranged such that it completely covers or includes the coupling slot 107 on the bottom side of the chip 103. This design constraint allows making the performance of the interconnection less sensitive to the alignment tolerances between the chip 103 and the mechanics of the antenna port 102.
A ratio between the sizes of the of the intermediate λ/4 waveguide 201 surface and the coupling slot 107 surface on the bottom side of the chip 103 is a design trade-off between the best wide band transition (RF interconnection) performance result and a lower sensitivity of the same transition performance to the alignment tolerances between the chip 103 and the mechanics of the antenna port 102. For example, this ratio is advantageously about 7 for a transition (RF interconnection) designed on a GaAs semiconductor substrate and working in the D-band. Generally, a ratio of a surface size of the λ/4 waveguide 201 and a surface size of the coupling slot 107 may be in a range of 6- 8, and in particular it is around 7 for the antenna package 100.
Fig. 3 shows a top view and a bottom view of the chip 103 included in the antenna package 100 of Fig. 2. The chip 103 includes the resonant cavity 106 defined by a plurality of ground vias 203, the matching network made of microstrip line 104 and ground window 105, and the coupling slot 107. It can be seen that the coupling slot 107 may be included completely in the resonant dielectric cavity 106. In particular, it is arranged centrally within the borders of the cavity 106.
Fig. 4 shows another antenna package 100, which expands the antenna packages 100 shown in the Figs. 1 and 2, respectively. The antenna package 100 is shown in a bottom view and a side view. In the bottom view, it can be seen that a plurality of ground vias 203 arranged for example in a regular pattern may define each side wall of the resonant cavity 106. Furthermore, it can be seen that the λ/4 waveguide 201 may be dimensioned and arranged such that it completely covers the coupling slot 107 on the bottom side of the chip 103.
In the side view, it can be seen that the antenna port 102 may be dimensioned smaller than the chip 103, which is feasible at high operating frequencies. Further, also the λ/4 waveguide 201 may be dimensioned smaller than the chip 103, but such that it still covers the coupling slot 107 completely. Further, the λ/4 waveguide 201 may be dimensioned larger than the antenna port 102, at least in one of its dimension.
In addition, the side view of the antenna package 100 shows that one or more PCBs 401 may be provided adjacent to the chip 103 on the antenna port side of the antenna 101. For instance, a two layer PCB 401 may be bonded to the antenna port side of the antenna 101. The PCB 401 can comprise biasing and/or signaling pads for connecting the chip 103.
In this way, for example, it is possible to design an antenna package 100 of small size, for instance for operating frequencies in the D-band, and specifically with dimensions of about 4x4cm. Such an antenna package 100 can be further assembled as a standard SMD device on a PCB or the like.
Fig. 5 shows exemplarily an implementation of an antenna package 100 (left side) designed for the D-band, i.e. 140-160 GHz. The transmission of RF signals from the chip 103 via the coupling slot 107 to the antenna port 102 is implemented as explained above. The exemplary antenna package 100 comprises a chip 103 made from GaAs, the chip 103 having a thickness of 50μιη. The chip 103 is provided on the antenna 101 to directly face the antenna port 102. The antenna port 102 has dimensions of 1.65x0.825mm, and is thus suitable for frequencies between 120-170GHz.
Fig. 5 shows (right side) simulation results for insertion loss and return loss (in dB, provided on the vertical axis) in dependence of the operating frequency (in GHz, provided on the horizontal axis). The simulations were performed with an EM HFSS 3D simulator (Ansys).
Fig. 6 shows exemplarily a test jig implementation in order to check the chip to antenna port interconnection performances, of which simulation results are shown in Fig. 5. A single chip 103 includes a double transition into two ports.
Fig. 6 shows (bottom) measurement results for insertion loss and return loss (in dB, provided on the vertical axis) in dependence of the operating frequency (in GHz, provided on the horizontal axis). For the measurements, the chip 103 was assembled on a test jig with two standard rectangular waveguide output ports as antenna ports 102. As shown in Fig. 6, these output ports both connected (via a bend) to a waveguide. A network analyzer was used to measure the total losses in the assembly. Then, the single transition loss was obtained by de-embedding the test jig losses from the total measured losses.
The microstrip line loss numbered to 0.72dB. The interface loss between the output ports and the waveguide (labelled (waveguide+2bend) loss) in Fig. 6) numbered to 0.4dB. The single transition loss numbered to 1.04dB. Fig. 7 shows a method 700 of manufacturing an antenna package 100, in particular a package for a millimeter wave integrated circuit. In a first step 701 of the method 700, an antenna 101 with an embedded antenna port 102 is provided, the antenna 101 including an antenna port side and an antenna radiation side. In a second step 702, a semiconductor chip 103 is provided on the antenna 101 port side. In a third step 703, the chip 103 is configured with coupling elements for coupling RF signals from a top side of the chip 103 to the antenna port 102.
The third step 703 includes to this end a first sub-step 7031 , in which a matching network including a high-impedance microstrip line 104 and a ground window 105 is provided on the top side of the chip 103, a second sub-step 7032, in which a resonant dielectric cavity 106 is created within the chip 103, and a third sub-step 7033, in which a metal coupling slot 107 facing the antenna port 102 on a bottom side of the chip 103 is provided.
The present invention has been described in conjunction with various embodiments as examples as well as implementations. However, other variations can be understood and effected by those persons skilled in the art and practicing the claimed invention, from the studies of the drawings, this disclosure and the independent claims. In the claims as well as in the description the word "comprising" does not exclude other elements or steps and the indefinite article "a" or "an" does not exclude a plurality. A single element or other unit may fulfill the functions of several entities or items recited in the claims. The mere fact that certain measures are recited in the mutual different dependent claims does not indicate that a combination of these measures cannot be used in an advantageous implementation.

Claims

1. Antenna package (100) comprising :
an antenna (101) with an embedded antenna port (102), the antenna (101) including an antenna port side and an antenna radiation side, and
a semiconductor chip (103) provided on the antenna port side,
wherein the chip (103) comprises coupling elements for coupling radio frequency signals from a top side of the chip (103) to the antenna port (102), the coupling elements comprising:
a matching network including a high-impedance microstrip line (104) and a ground window (105) on the top side of the chip (103),
a resonant dielectric cavity (106) within the chip (103), and
a metal coupling slot (107) facing the antenna port (102) on a bottom side of the chip (103).
2. Antenna package (100) according to claim 1, wherein
side walls of the resonant dielectric cavity (106) are defined by ground vias (203) connecting a top and a bottom ground layer of the chip (103).
3. Antenna package (100) according to claim 1 or 2, wherein
the coupling slot (107) is dimensioned and arranged such that, when the antenna package (100) is viewed from the antenna port side, the antenna port (102) completely includes the coupling slot (107).
4. Antenna package (100) according to claim 1 or 2, comprising:
a λ/4 waveguide (201) arranged between the chip (103) and the antenna port
(102).
5. Antenna package (100) according to claim 4, wherein
the λ/4 waveguide (201) is dimensioned and arranged such that it completely includes the coupling slot (107) on the bottom side of the chip (103).
6. Antenna package (100) according to claim 4 or 5, wherein
a ratio between a surface size of the λ/4 waveguide (201) and a surface size of the coupling slot (107) is in a range of 6-8, and is preferably 7.
7. Antenna package (100) according to one of claims 1 to 6, wherein
the radio frequency signals are of a frequency above 90 GHz, and in particular in a frequency range of 140-160 GHz.
Antenna package (100) according to one of claims 1 to 7, wherein
the antenna port (102) is dimensioned smaller than the chip (103).
Antenna package (100) according to one of claims 1 to 8, wherein
the coupling slot (107) is included completely in the resonant dielectric cavity (106).
10. Antenna package (100) according to one of claims 1 to 9, wherein
the chip (103) comprises a plurality of metal coupling slots (107) on its bottom side for coupling the radio frequency signals into a plurality of antenna ports (102).
11. Antenna package (100) according to one of claims 1 to 10, wherein
the chip (103) is manufactured in the GaAs material system.
12. Method (700) of manufacturing an antenna package (100), the method comprising the steps of:
providing (701) an antenna (101) with an embedded antenna port (102), the antenna (101) including an antenna port side and an antenna radiation side,
providing (702) a semiconductor chip (103) on the antenna port side,
configuring (703) the chip (103) with coupling elements for coupling radio frequency signals from a top side of the chip (103) to the antenna port (102) by:
providing (7031) a matching network including a high-impedance microstrip line (104) and a ground window (105) on the top side of the chip (103),
creating (7032) a resonant dielectric cavity (106) within the chip (103), and providing (7033) a metal coupling slot (107) facing the antenna port (102) on a bottom side of the chip (103).
EP16747874.2A 2016-07-20 2016-07-20 Antenna package for a millimetre wave integrated circuit Active EP3414791B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/EP2016/067321 WO2018014951A1 (en) 2016-07-20 2016-07-20 Antenna package for a millimetre wave integrated circuit

Publications (2)

Publication Number Publication Date
EP3414791A1 true EP3414791A1 (en) 2018-12-19
EP3414791B1 EP3414791B1 (en) 2020-12-23

Family

ID=56609854

Family Applications (1)

Application Number Title Priority Date Filing Date
EP16747874.2A Active EP3414791B1 (en) 2016-07-20 2016-07-20 Antenna package for a millimetre wave integrated circuit

Country Status (2)

Country Link
EP (1) EP3414791B1 (en)
WO (1) WO2018014951A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220247065A1 (en) * 2021-01-29 2022-08-04 38Th Research Instituet, China Electronics Technology Group Corporation Chip-package-antenna integrated structure based on substrate integrated waveguide (siw) multi-feed network

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109830799A (en) * 2018-12-29 2019-05-31 瑞声科技（南京）有限公司 Dielectric resonator encapsulating antenna system and mobile terminal
DE102019204680A1 (en) 2019-04-02 2020-10-08 Vega Grieshaber Kg Radar module with microwave chip
CN111697301A (en) * 2020-07-16 2020-09-22 盛纬伦(深圳)通信技术有限公司 Ridge waveguide-based broadband millimeter wave chip packaging structure without dielectric plate

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7420436B2 (en) 2006-03-14 2008-09-02 Northrop Grumman Corporation Transmission line to waveguide transition having a widened transmission with a window at the widened end
CN102439784A (en) * 2010-03-10 2012-05-02 华为技术有限公司 Microstrip coupler
NL1040185C2 (en) * 2013-04-26 2014-10-29 Omniradar B V Horn-like extension for integrated antenna.
DE112015005575T5 (en) * 2014-12-12 2017-09-28 Sony Corporation MICROWAVE ANTENNA DEVICE, UNIT AND MANUFACTURING METHOD

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220247065A1 (en) * 2021-01-29 2022-08-04 38Th Research Instituet, China Electronics Technology Group Corporation Chip-package-antenna integrated structure based on substrate integrated waveguide (siw) multi-feed network
US11901608B2 (en) * 2021-01-29 2024-02-13 38Th Research Institute, China Electronics Technology Group Corporation Chip-package-antenna integrated structure based on substrate integrated waveguide (SIW) multi-feed network

Also Published As

Publication number Publication date
EP3414791B1 (en) 2020-12-23
WO2018014951A1 (en) 2018-01-25

Similar Documents

Publication Publication Date Title
US10811373B2 (en) Packaging structure comprising at least one transition forming a contactless interface
Jentzsch et al. Theory and measurements of flip-chip interconnects for frequencies up to 100 GHz
US9172132B2 (en) Integrated antenna for RFIC package applications
US9356332B2 (en) Integrated-circuit module with waveguide transition element
US10693209B2 (en) Waveguide-to-microstrip transition with through holes formed through a waveguide channel area in a dielectric board
Budka Wide-bandwidth millimeter-wave bond-wire interconnects
US20080290959A1 (en) Millimeter wave integrated circuit interconnection scheme
Jameson et al. A wide-band CMOS to waveguide transition at mm-wave frequencies with wire-bonds
EP3414791B1 (en) Antenna package for a millimetre wave integrated circuit
US20100295701A1 (en) Interconnection device for electronic circuits, notably microwave electronic circuits
Di Carlofelice et al. Compact and reliable T/R module prototype for advanced space active electronically steerable antenna in 3-D LTCC technology
CN112993506B (en) Terahertz wire-jumping-free microstrip probe monolithic and system-level circuit integrated packaging structure
US8436450B2 (en) Differential internally matched wire-bond interface
Wojnowski et al. A 77 GHz SiGe mixer in an embedded wafer level BGA package
CN104051434A (en) Packaging structure for integrating VCO and waveguide antenna
US7352260B2 (en) Transceiver using low temperature co-fired ceramic method
Beer et al. A 122 GHz Microstrip Slot Antenna with via-fence resonator in LTCC technology
CN112993505B (en) Terahertz wire-jumping-free coplanar waveguide single chip and system-level circuit low-insertion-loss packaging structure
Wang et al. 122 GHz patch antenna designs by using BCB above SiGe BiCMOS wafer process for system-on-chip applications
Aslam et al. Multi Glass-Wafer Stacked Technology for 3D Heterogeneously-Integrated Scalable 6G Arrays
US11482771B2 (en) Radio-frequency device with radio-frequency chip and waveguide structure
Deutschmann et al. A W-band chip-to-printed circuit board interconnect
Kazior et al. DBIT-direct backside interconnect technology: a manufacturable, bond wire free interconnect technology for microwave and millimeter wave MMICs
Huynh et al. Optimized flip-chip interconnect for 38 GHz thin-film microstrip multichip modules
Vilenskiy et al. A Compact and Wideband MMIC to Ridge Gap Waveguide Contactless Transition for Phased Array Antenna Front-Ends

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20180915

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

17Q First examination report despatched

Effective date: 20200608

INTG Intention to grant announced

Effective date: 20200708

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602016050223

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1348617

Country of ref document: AT

Kind code of ref document: T

Effective date: 20210115

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210324

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210323

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1348617

Country of ref document: AT

Kind code of ref document: T

Effective date: 20201223

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20201223

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210323

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210423

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602016050223

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210423

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

26N No opposition filed

Effective date: 20210924

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20210731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210731

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210423

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210720

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210720

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20160720

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20240530

Year of fee payment: 9

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201223

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240604

Year of fee payment: 9