EP3411908A1 - Engineered substrate with embedded mirror - Google Patents

Engineered substrate with embedded mirror

Info

Publication number
EP3411908A1
EP3411908A1 EP17701524.5A EP17701524A EP3411908A1 EP 3411908 A1 EP3411908 A1 EP 3411908A1 EP 17701524 A EP17701524 A EP 17701524A EP 3411908 A1 EP3411908 A1 EP 3411908A1
Authority
EP
European Patent Office
Prior art keywords
substrate
bonding
seed layer
engineered
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP17701524.5A
Other languages
German (de)
French (fr)
Other versions
EP3411908B1 (en
Inventor
Eric Guiot
Aurélie Tauzin
Thomas Signamarcheix
Emmanuelle Lagoutte
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Soitec SA
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA, Soitec SA, Commissariat a lEnergie Atomique et aux Energies Alternatives CEA filed Critical Commissariat a lEnergie Atomique CEA
Publication of EP3411908A1 publication Critical patent/EP3411908A1/en
Application granted granted Critical
Publication of EP3411908B1 publication Critical patent/EP3411908B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02—Epitaxial-layer growth
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02—Elements
    • C30B29/08—Germanium
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10—Inorganic compounds or compositions
    • C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10—Inorganic compounds or compositions
    • C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/42—Gallium arsenide
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • C30B33/06—Joining of crystals
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F10/00—Individual photovoltaic cells, e.g. solar cells
    • H10F10/10—Individual photovoltaic cells, e.g. solar cells having potential barriers
    • H10F10/16—Photovoltaic cells having only PN heterojunction potential barriers
    • H10F10/161—Photovoltaic cells having only PN heterojunction potential barriers comprising multiple PN heterojunctions, e.g. tandem cells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F10/00—Individual photovoltaic cells, e.g. solar cells
    • H10F10/10—Individual photovoltaic cells, e.g. solar cells having potential barriers
    • H10F10/16—Photovoltaic cells having only PN heterojunction potential barriers
    • H10F10/163—Photovoltaic cells having only PN heterojunction potential barriers comprising only Group III-V materials, e.g. GaAs/AlGaAs or InP/GaInAs photovoltaic cells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F19/00—Integrated devices, or assemblies of multiple devices, comprising at least one photovoltaic cell covered by group H10F10/00, e.g. photovoltaic modules
    • H10F19/40—Integrated devices, or assemblies of multiple devices, comprising at least one photovoltaic cell covered by group H10F10/00, e.g. photovoltaic modules comprising photovoltaic cells in a mechanically stacked configuration
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F71/00—Manufacture or treatment of devices covered by this subclass
    • H10F71/127—The active layers comprising only Group III-V materials, e.g. GaAs or InP
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F71/00—Manufacture or treatment of devices covered by this subclass
    • H10F71/139—Manufacture or treatment of devices covered by this subclass using temporary substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F71/00—Manufacture or treatment of devices covered by this subclass
    • H10F71/139—Manufacture or treatment of devices covered by this subclass using temporary substrates
    • H10F71/1395—Manufacture or treatment of devices covered by this subclass using temporary substrates for thin-film devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00—Constructional details of devices covered by this subclass
    • H10F77/40—Optical elements or arrangements
    • H10F77/42—Optical elements or arrangements directly associated or integrated with photovoltaic cells, e.g. light-reflecting means or light-concentrating means
    • H10F77/48—Back surface reflectors [BSR]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00—Constructional details of devices covered by this subclass
    • H10F77/40—Optical elements or arrangements
    • H10F77/42—Optical elements or arrangements directly associated or integrated with photovoltaic cells, e.g. light-reflecting means or light-concentrating means
    • H10F77/488—Reflecting light-concentrating means, e.g. parabolic mirrors or concentrators using total internal reflection
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P10/00—Bonding of wafers, substrates or parts of devices
    • H10P10/12—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
    • H10P10/128—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates by direct semiconductor to semiconductor bonding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1914—Preparing SOI wafers using bonding
    • H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W80/00—Direct bonding of chips, wafers or substrates
    • H10W80/301—Bonding techniques, e.g. hybrid bonding
    • H10W80/312—Bonding techniques, e.g. hybrid bonding characterised by the direct bonding of electrically conductive pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W80/00—Direct bonding of chips, wafers or substrates
    • H10W80/301—Bonding techniques, e.g. hybrid bonding
    • H10W80/314—Bonding techniques, e.g. hybrid bonding characterized by direct bonding of pads or other interconnections
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/52—PV systems with concentrators
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/544—Solar cells from Group III-V materials

Definitions

  • the present invention relates to an engineered substrate having an embedded mirror as well as a method of manufacturing an engineered substrate having an embedded mirror.
  • Photovoltaic or solar cells are designed for converting the solar radiation to electrical current.
  • the incoming sun light is optically concentrated before it is directed to solar cells.
  • the incoming sun light is received by a primary mirror that reflects the received radiation toward a secondary mirror that, in turn, reflects the radiation toward a solar cell, which converts the concentrated radiation to electrical current by the generation of electron- hole pairs in lll-V semiconductor or single crystal silicon, for example.
  • Concentrator photovoltaics may, alternatively or additionally, comprise Fresnel lens optics for the concentration of the incoming solar radiation.
  • WO2013143851 discloses a process of manufacturing J solar cell devices, including a transfer of a seed layer on a final substrate.
  • MJ multijunction
  • photodetectors » e.g. suitable for a fabrication method of the MJ solar cell as set forth in WO2013143851 that implies direct bonding of at least two subcells, i.e. each of which is grown on a sub- strate, however both substrates having different lattice constants, there is a need for proper substrates for improving the efficiency of the light detection or conversion devices based on such substrates.
  • an engineered substrate comprising: a seed layer made of a first semiconductor material for growth of a solar cell; a first bonding layer on the seed layer; a support substrate made of a second semiconductor material; a second bonding layer on a first side of the support substrate; a bonding interface between the first and second bonding layers; the first and second bonding layers each made of me- tallic material; wherein doping concentrations of the semiconductor materials and thicknesses of the layers of the engineered substrate, in particular of the seed layer, the support substrate, and both the first and second bonding layers, are selected such that the absorption of the seed layer is less than 20%, preferably less than 10%, as well as total area-normalized series resistance of the engineered substrate is less than 10 mOhm-cm 2 , preferably less than 5 mOhm cm 2 .
  • the support substrate may also be termed a receiver substrate.
  • the engineered substrate comprises two non lattice matched materials, namely the top thin layer comprising the seed layer and the typically thicker bottom material comprising the support / receiver substrate, e.g. InP for the top thin layer, i.e. the seed layer, and GaAs or Ge for the bottom receiver substrate, i.e. the support substrate.
  • the thin layer of seed layer of a first material can be obtained by several approaches including bonding on the second materi- al.
  • the bonding interface between the first and second bonding layers thereby has the function of a mirror layer of metallic material in order to better reflect photons.
  • the term mirror layer is used here to define a metallic layer exhibiting a high reflection coefficient (sup.
  • the electrical resistivity is an intrinsic property that quantifies how strongly a given material opposes the flow of electric current.
  • a low resistivity indicates a material that readily allows the movement of electric charge.
  • Resistivity is commonly represented by the Greek letter p (rho).
  • the unit of electrical resistivity p thus is Ohm-metre ( ⁇ -m) although other units like Ohm-centimetre ( ⁇ -cm) may derive from this.
  • the series resistance represents one of the major resistive effects in a solar cell.
  • a high series resistance may reduce the fill factor and thereby ultimately the efficiency of the solar cell.
  • the values are area- normalized so as to multiply the resistance with an area, which is the same as us- ing the current density instead of the current in Ohm's law, thereby obtaining a unit of Ohm-centimetre 2 , i.e. ⁇ -cm 2 .
  • the absorption being less than 20% should be understood as the seed layer should only absorb less than 20% of the incident light, when the light travels once through the layer, so that at least 80% of the incident light is transmitted through the layer and can be reflected at the mirror layer.
  • the doping concentration of the seed layer may be less than 5x10 17 at/cm 3 .
  • the thickness of seed layer may be a range of 150 nm to 1 pm.
  • the doping concentration of the seed layer may be about 3x10 18 at/cm 3 with a thickness of about 300 nm.
  • the thickness of support substrate may be in a range from 100 pm up to 500 pm and the doping concentration of the support substrate may be in the range 10 14 to 5x10 17 at/cm 3 .
  • the metallic material of the first and second bonding layers may be one of W or Ti together with TiN.
  • the engineered substrate according the first semiconductor material may have a lattice constant in the range of 5.8 to 6 A (0.58 to 0.6 nm).
  • the support substrate typically is the final substrate.
  • the subcell grown on this substrate should have the lowest energy gaps, which is only possible to achieve with materials having lattice constants around the lattice con- stant of lnP.
  • the first semiconductor material may be InP or the first semiconductor material may be a ternary or quaternary or penternary lll-V material, for example InGaAs or InGaAsP, and the second semiconductor material may be GaAs or Ge.
  • the engineered substrate may further comprise a metal contact provided on a second side of the support substrate opposite to the first side to collect the generated electrons.
  • the back side metal contact may also serve as a back side mirror. Typically, it is placed right below the support substrate in order to prevent or at least minimize losses of photons by reflecting them back towards the support substrate and fur- ther, at least partially, to the active layer of the solar cell. Photons may thus be recycled by the mirror and the loss of photons is reduced.
  • the above mentioned area-normalized series resistance of the engineered substrate has the further effect of providing electrical connection of the cell to the back side metal contact.
  • a light detection or conversion device in particular a solar cell, comprising an engineered substrate as described above.
  • an engineered substrate compris- ing: providing a first substrate; providing a seed layer on a first side of the first substrate; forming a first bonding layer of metallic material on the seed layer; providing a support substrate; forming a second bonding layer of metallic material on the support substrate; directly bonding the first and second bonding layers; and then removing the first substrate; the first and second bonding layers each made of me- tallic material; wherein doping concentrations of the semiconductor materials and thicknesses of the layers of the engineered substrate are selected such that both the absorption of the seed layer is less than 20%, preferably less than 10%, as well as total area-normalized series resistance of the engineered substrate is less than 10 mOhm-cm 2 , preferably less than 5 mOhm-cm 2 .
  • the seed layer is made of a first semiconductor material for growth of a solar cell and the support substrate is made of a second semiconductor material.
  • the method of manufacturing may further comprise that providing the seed layer is obtained by epitaxial growth.
  • the method of manufacturing may further comprise an ion implantation step for forming implantation weakened layer in a part of the first substrate or the seed layer before directly bonding the first and second bonding layers, and a detaching step to separate the remaining part of the first substrate or the seed layer provided on the first substrate) after directly bonding the first and second bonding layers.
  • the method of manufacturing may further comprise a step of providing a metal contact on a second side of the support substrate opposite to the first side.
  • the engineered substrate as detailed above may be used for the manufacturing of CPV cells, MJ cells or any light detection devices.
  • FIG. 1 Schematic drawing of one embodiment
  • FIG. 2 A modification of the embodiment shown in Fig. 1
  • Fig. 1 a first embodiment is depicted of a method of manufacturing an engineered substrate according to the present invention.
  • a support substrate 5 is provided. Furthermore, a first substrate 1 is provided.
  • the first substrate 1 serves as an auxiliary substrate which however may be removed or sacrificed before the final engineered substrate is ready.
  • a seed layer 3 is formed on the first substrate 1.
  • the seed layer 3 may be of a first semiconductor material.
  • the first semiconductor material may be, e.g. InP or it may be a ternary or quaternary or penternary lll-V material, for example InGaAs or InGaAsP.
  • first bonding layer 4A is formed on the seed layer 3.
  • the first bonding layer 4A is a metallic layer, the material may be one of W or Ti together with TiN.
  • the first substrate 1 , seed layer 3 and first bonding layer 4A may also be viewed as one structure 0A.
  • a second bonding layer 4B is formed on the support substrate 5.
  • the second bonding layer 4B is also a metallic layer, the material may be one of W or Ti together with TiN.
  • the second bonding layer 4B is grown, e.g. deposited by chemical vapor deposition (CVD), on a first side of the support substrate 5.
  • the support substrate 5 and the second bonding layer 4B are made of a second semiconductor material.
  • the second semiconductor material is GaAs or Ge.
  • the support substrate 5 and the second bonding layer 4B together may be viewed as one structure 10B.
  • the one structure 10 B corresponds to a support substrate comprising the second bonding layer 4B being formed in the uppermost / top part of the support substrate 5.
  • the two structures are bonded together. That is, the structure 0A comprising the first substrate 1 with the seed layer 3 and the second bonding layer 4A is bonded together with the second structure 10B comprising the support substrate 5 and the second bonding layer 4B.
  • this is depicted as if one of the structures 10A, 10B, here for purely exemplary reasons structure 10A, is flipped upside down so that the first bonding layer 4A and the second bonding layer 4B substantially contact each other.
  • the first bonding layer 4A and the second bonding layer 4B then form a bonding interface 4 between both bonding layers.
  • the bonding interface 4 may be a direct bonding interface.
  • the bonding is performed by direct bonding of the two structures via the two bonding layers 4A, 4B.
  • Direct bonding typically represents molecular adhesion between the two surfaces involved, without using any further bonding layers.
  • Molecular adhesion is typically performed under partial vacuum.
  • the bonding interface 4 comprising the first and second bonding layers 4A and 4B integrate the functionality of being both a bonding interface and due to the metallic nature of the bonding layers 4A, 4B also having a mirror function. Thus by integrating a mirror function, the efficiency of the engineered substrate for use in light detection or conversion devices is increased.
  • Integration of a mirror function at the bonding interface is further advantageous with respect to a mirror formed at the backside of the substrate because it gives more flexibility in the design of the support substrate with respect to the maintain of low electrical resistance.
  • Such support substrate may be highly doped in order to maintain low electrical resistance which, however, induces higher absorption of photons as already pointed out.
  • step C the first substrate 1 is removed / detached from the first substrate 1 , resulting in an engineered substrate 101 comprising an exposed seed layer 3.
  • Removal of the first substrate 1 may be performed in various ways. Nota- bly, grinding and/or back etching may be used to remove the first substrate 1 , thereby eventually exposing the seed layer 3. If this treatment is chosen, the bonding process performed in the step before may be conducted at higher temperatures, e.g. temperatures in a range of 200° C - 600 0 C, or more preferably between 300° C - 500 ° C. Another possibility may be performing the transfer of the first structure 10A onto the second structure 10 B prior to bonding by means of Smart CutTM, i.e.
  • step D an additional back side metal contact 1 1 may be provided on a second side of the support substrate 5 opposite to the first side, thereby resulting in an engineered substrate 103.
  • the engineered substrate 103 may be substantially the same as the engineered substrate 101 , except for having the additional back side metal contact. Step D and thus providing the additional back side metal contact 11 are optional, but may further improve the efficiency of the engineered substrate 103, and ultimately a solar cell including the engineered substrate.
  • the back side metal contact 11 may serve as another mirror in addition to the mirror functionality of the bonding interface 4, i.e. its purpose is to reflect such photons which have not yet been converted in the substrate back into the interior.
  • the back side metal contact 11 may also serve for providing an electrical contact to the backside of a solar cell, e.g. contacting a conductive piate in order to avoid complex wiring.
  • the first support substrate comprises a zipper iayer 2 which is provided at the surface of the first substrate 1 , representing the contact to the seed Iayer 3.
  • the zipper Iayer 2 may be provided in form of a weakened Iayer formed by the implantation of ionic species.
  • the ionic species may be, for example, hydrogen or helium ions.
  • the first substrate 1 can be provided as a bulk substrate, such as an InP substrate, then the implantation through the top surface of the bulk substrate forms the weakened Iayer 2.
  • the weakened Iayer or zipper Iayer 2 thus separates the seed Iayer 3 and the first substrate 1 respectively in the top portion and the bottom portion of the bulk substrate. Subsequently, the first substrate 1 is detached from the seed layer 3 by means of the zipper Iayer 2, for example, the first engineered substrate is cleaved at the zipper Iayer 2 allowing the detachment of first substrate 1 from the seed Iayer 3. Then the further process of detachment of the first substrate 1 may be mediated by the application of mechanical forces to delam- inate at the weakened Iayer formed by hydrogen or helium ions.
  • the seed Iayer 3 may be part of the first substrate 1 and is defined by the presence of the weakened Iayer 2.
  • the present invention is not limited to such configuration.
  • the seed iayer may be provided by epitaxial growth on the first substrate.
  • An implantation step may thus define a weakened Iayer 2 either in the first substrate 1 or the seed Iayer.
  • Such weakened Iayer 2 is formed in view of a subsequent detachment step as already explained above. Further surface preparation after such detachment (e.g. grinding, polishing, etching) of the transferred layer leaves behind a seed Iayer which is suitable for epitaxial growth (re- Jerusalem roughness required), such seed layer 3 bonded via metallic bonding layers (4A, 4B) to the support substrate 5.
  • the resulting engineered substrate 101 and 103 are substantially the same as in Fig. 1
  • the thickness of the seed layer 3 typically is in a range of 150 nm up to 1 ⁇ . If the transfer is performed by Smart CutTM, said thickness may be up to 300 nm, but can be as low as 20 nm. Furthermore, the thickness of the support substrate 5 may range from 100 Mm up to 500 m. The doping concentration of the support substrate 5 typically ranges from 1 x10 14 - 5x10 17 at/cm 3 .
  • the first semiconductor material typically has a lattice constant in the range of 5.8 - 6 A (0.58 nm - 0.6 nm).
  • the thickness of the bonding layers is in the range of 3 nm up to 2 ⁇ , preferentially in the range of 3 nm to 20 nm. In the latter case, due to low absorption within the bonding layers which depends on the thickness, a second mirror on the back side may be applicable in order to further increase the efficiency.
  • Each of the engineered substrate 101 and 103 may be used in forming an MJ solar cell.
  • the advantage is that materials of the various junctions may be tuned in order to better match the solar spectrum.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Organic Chemistry (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Photovoltaic Devices (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Energy (AREA)
  • Sustainable Development (AREA)

Abstract

Engineered substrate comprising: a seed layer made of a first semiconductor material for growth of a solar cell; a first bonding layer on the seed layer; a support substrate made of a second semiconductor material; a second bonding layer on a first side of the support substrate; a bonding interface between the first and second bonding layers; the first and second bonding layers each made of metallic material; wherein doping concentration and thickness of the engineered substrate, in particular of the seed layer, the support substrate, and both the first and second bonding layers, are selected such that the absorption of the seed layer is less than 20%, preferably less than 10%, as well as total area-normalized series resistance of the engineered substrate is less than 10 mOhm.cm2, preferably less than 5 mOhm.cm2.

Description

Engineered substrate with embedded mirror
Field of Invention
The present invention relates to an engineered substrate having an embedded mirror as well as a method of manufacturing an engineered substrate having an embedded mirror.
Background of the invention
Photovoltaic or solar cells are designed for converting the solar radiation to electrical current. In concentrator solar photovoltaic applications the incoming sun light is optically concentrated before it is directed to solar cells. For example, the incoming sun light is received by a primary mirror that reflects the received radiation toward a secondary mirror that, in turn, reflects the radiation toward a solar cell, which converts the concentrated radiation to electrical current by the generation of electron- hole pairs in lll-V semiconductor or single crystal silicon, for example. Concentrator photovoltaics may, alternatively or additionally, comprise Fresnel lens optics for the concentration of the incoming solar radiation.
Recently, in the field of optoelectronics application, e.g. CPV (concentrator photovoltaic) cells, IR (infrared) detectors etc, interest has focused on recycling photons, reducing losses of photons and reducing resistivity.
One of the problems connected with these issues is the efficiency of the cell. For instance, commonly used substrates such as GaAs substrates need to be doped to ensure a low contact resistance. But this doping is inducing increased absorption of photons.
WO2013143851 discloses a process of manufacturing J solar cell devices, including a transfer of a seed layer on a final substrate. For MJ (multijunction) solar cells, or more general « photodetectors », e.g. suitable for a fabrication method of the MJ solar cell as set forth in WO2013143851 that implies direct bonding of at least two subcells, i.e. each of which is grown on a sub- strate, however both substrates having different lattice constants, there is a need for proper substrates for improving the efficiency of the light detection or conversion devices based on such substrates.
In view of the above-mentioned problems it is an object of the present invention to provide a sufficiently transparent yet electrically conductive substrate with improved efficiency, for MJ solar cells.
Summary of the Invention It is provided an engineered substrate comprising: a seed layer made of a first semiconductor material for growth of a solar cell; a first bonding layer on the seed layer; a support substrate made of a second semiconductor material; a second bonding layer on a first side of the support substrate; a bonding interface between the first and second bonding layers; the first and second bonding layers each made of me- tallic material; wherein doping concentrations of the semiconductor materials and thicknesses of the layers of the engineered substrate, in particular of the seed layer, the support substrate, and both the first and second bonding layers, are selected such that the absorption of the seed layer is less than 20%, preferably less than 10%, as well as total area-normalized series resistance of the engineered substrate is less than 10 mOhm-cm2, preferably less than 5 mOhm cm2.
In the above provided engineered substrate the support substrate may also be termed a receiver substrate. The engineered substrate comprises two non lattice matched materials, namely the top thin layer comprising the seed layer and the typically thicker bottom material comprising the support / receiver substrate, e.g. InP for the top thin layer, i.e. the seed layer, and GaAs or Ge for the bottom receiver substrate, i.e. the support substrate. The thin layer of seed layer of a first material can be obtained by several approaches including bonding on the second materi- al. The bonding interface between the first and second bonding layers thereby has the function of a mirror layer of metallic material in order to better reflect photons. The term mirror layer is used here to define a metallic layer exhibiting a high reflection coefficient (sup. 70%) in the 400nm - 2000nm wavelength range. The incom- ing photons that have not been absorbed by the active device grown on top of the seed layer during their first path can then be reflected at the mirror layer and be reinjected in the active device for absorption. The proximity of the mirror bonding layers with the active device ensures a high photon collection probability, leading to improved device characteristics (current, efficiency,...).
The electrical resistivity is an intrinsic property that quantifies how strongly a given material opposes the flow of electric current. A low resistivity indicates a material that readily allows the movement of electric charge. Resistivity is commonly represented by the Greek letter p (rho). The unit of electrical resistivity derives from the product of the resistance R with the surface area or cross sectional area A of the solar cell or the engineered substrate, respectively. As a formula this is R-A = p- 1, where I represents the length or thickness which is substantially perpendicular to the area A. The unit of electrical resistivity p thus is Ohm-metre (Ω-m) although other units like Ohm-centimetre (Ω-cm) may derive from this.
The series resistance represents one of the major resistive effects in a solar cell. A high series resistance may reduce the fill factor and thereby ultimately the efficiency of the solar cell. In order to make values comparable, the values are area- normalized so as to multiply the resistance with an area, which is the same as us- ing the current density instead of the current in Ohm's law, thereby obtaining a unit of Ohm-centimetre2, i.e. Ω-cm2.
The absorption being less than 20% should be understood as the seed layer should only absorb less than 20% of the incident light, when the light travels once through the layer, so that at least 80% of the incident light is transmitted through the layer and can be reflected at the mirror layer. For the engineered substrate the doping concentration of the seed layer may be less than 5x1017 at/cm3. In the engineered substrate the thickness of seed layer may be a range of 150 nm to 1 pm. For instance, the doping concentration of the seed layer may be about 3x1018 at/cm3 with a thickness of about 300 nm.
In the engineered substrate the thickness of support substrate may be in a range from 100 pm up to 500 pm and the doping concentration of the support substrate may be in the range 1014 to 5x1017 at/cm3. In the engineered substrate the metallic material of the first and second bonding layers may be one of W or Ti together with TiN.
In the engineered substrate according the first semiconductor material may have a lattice constant in the range of 5.8 to 6 A (0.58 to 0.6 nm).
These values typically correspond to the lattice constant of InP. The support substrate typically is the final substrate. For the case of directly bonded MJ cells the subcell grown on this substrate should have the lowest energy gaps, which is only possible to achieve with materials having lattice constants around the lattice con- stant of lnP.
In the engineered substrate the first semiconductor material may be InP or the first semiconductor material may be a ternary or quaternary or penternary lll-V material, for example InGaAs or InGaAsP, and the second semiconductor material may be GaAs or Ge.
The engineered substrate may further comprise a metal contact provided on a second side of the support substrate opposite to the first side to collect the generated electrons.
The back side metal contact may also serve as a back side mirror. Typically, it is placed right below the support substrate in order to prevent or at least minimize losses of photons by reflecting them back towards the support substrate and fur- ther, at least partially, to the active layer of the solar cell. Photons may thus be recycled by the mirror and the loss of photons is reduced. The above mentioned area-normalized series resistance of the engineered substrate has the further effect of providing electrical connection of the cell to the back side metal contact.
It is further provided a light detection or conversion device, in particular a solar cell, comprising an engineered substrate as described above.
It is further provided a method of manufacturing an engineered substrate compris- ing: providing a first substrate; providing a seed layer on a first side of the first substrate; forming a first bonding layer of metallic material on the seed layer; providing a support substrate; forming a second bonding layer of metallic material on the support substrate; directly bonding the first and second bonding layers; and then removing the first substrate; the first and second bonding layers each made of me- tallic material; wherein doping concentrations of the semiconductor materials and thicknesses of the layers of the engineered substrate are selected such that both the absorption of the seed layer is less than 20%, preferably less than 10%, as well as total area-normalized series resistance of the engineered substrate is less than 10 mOhm-cm2, preferably less than 5 mOhm-cm2.
The seed layer is made of a first semiconductor material for growth of a solar cell and the support substrate is made of a second semiconductor material.
The method of manufacturing may further comprise that providing the seed layer is obtained by epitaxial growth.
The method of manufacturing may further comprise an ion implantation step for forming implantation weakened layer in a part of the first substrate or the seed layer before directly bonding the first and second bonding layers, and a detaching step to separate the remaining part of the first substrate or the seed layer provided on the first substrate) after directly bonding the first and second bonding layers. The method of manufacturing may further comprise a step of providing a metal contact on a second side of the support substrate opposite to the first side.
The engineered substrate as detailed above may be used for the manufacturing of CPV cells, MJ cells or any light detection devices.
Brief Description of the Drawings
Fig. 1 Schematic drawing of one embodiment
Fig. 2 A modification of the embodiment shown in Fig. 1
Description of the Invention In Fig. 1 a first embodiment is depicted of a method of manufacturing an engineered substrate according to the present invention.
In a first step, in the leftmost part of Fig. 1 it is indicated that a support substrate 5 is provided. Furthermore, a first substrate 1 is provided. The first substrate 1 serves as an auxiliary substrate which however may be removed or sacrificed before the final engineered substrate is ready.
In a next step, as indicated by the arrow A, a seed layer 3 is formed on the first substrate 1. The seed layer 3 may be of a first semiconductor material. The first semiconductor material may be, e.g. InP or it may be a ternary or quaternary or penternary lll-V material, for example InGaAs or InGaAsP.
Furthermore, a first bonding layer 4A is formed on the seed layer 3. The first bonding layer 4A is a metallic layer, the material may be one of W or Ti together with TiN. In principle, as indicated in Fig. 1 the first substrate 1 , seed layer 3 and first bonding layer 4A may also be viewed as one structure 0A.
Furthermore, a second bonding layer 4B is formed on the support substrate 5. The second bonding layer 4B is also a metallic layer, the material may be one of W or Ti together with TiN. The second bonding layer 4B is grown, e.g. deposited by chemical vapor deposition (CVD), on a first side of the support substrate 5. The support substrate 5 and the second bonding layer 4B are made of a second semiconductor material. Typically the second semiconductor material is GaAs or Ge. In principle, the support substrate 5 and the second bonding layer 4B together may be viewed as one structure 10B. The one structure 10 B corresponds to a support substrate comprising the second bonding layer 4B being formed in the uppermost / top part of the support substrate 5. No correlation in time between forming the two parts or structures 10A and 10B, respectively, i.e. the part comprising the seed layer formed on the first substrate and the part comprising the second bonding layer 4B being provided on the support substrate 5, is required, other that both are available at the beginning of the next step which is indicated by an arrow B.
As illustrated in Fig. 1 , in a next step indicated by B, the two structures are bonded together. That is, the structure 0A comprising the first substrate 1 with the seed layer 3 and the second bonding layer 4A is bonded together with the second structure 10B comprising the support substrate 5 and the second bonding layer 4B. In Fig. 1 this is depicted as if one of the structures 10A, 10B, here for purely exemplary reasons structure 10A, is flipped upside down so that the first bonding layer 4A and the second bonding layer 4B substantially contact each other. The first bonding layer 4A and the second bonding layer 4B then form a bonding interface 4 between both bonding layers. The bonding interface 4 may be a direct bonding interface. Typically, the bonding is performed by direct bonding of the two structures via the two bonding layers 4A, 4B. Direct bonding typically represents molecular adhesion between the two surfaces involved, without using any further bonding layers. Molecular adhesion is typically performed under partial vacuum. The bonding interface 4 comprising the first and second bonding layers 4A and 4B integrate the functionality of being both a bonding interface and due to the metallic nature of the bonding layers 4A, 4B also having a mirror function. Thus by integrating a mirror function, the efficiency of the engineered substrate for use in light detection or conversion devices is increased. Integration of a mirror function at the bonding interface is further advantageous with respect to a mirror formed at the backside of the substrate because it gives more flexibility in the design of the support substrate with respect to the maintain of low electrical resistance. Such support substrate may be highly doped in order to maintain low electrical resistance which, however, induces higher absorption of photons as already pointed out.
Subsequently, in step C, the first substrate 1 is removed / detached from the first substrate 1 , resulting in an engineered substrate 101 comprising an exposed seed layer 3. Removal of the first substrate 1 may be performed in various ways. Nota- bly, grinding and/or back etching may be used to remove the first substrate 1 , thereby eventually exposing the seed layer 3. If this treatment is chosen, the bonding process performed in the step before may be conducted at higher temperatures, e.g. temperatures in a range of 200° C - 600 0 C, or more preferably between 300° C - 500 ° C. Another possibility may be performing the transfer of the first structure 10A onto the second structure 10 B prior to bonding by means of Smart Cut™, i.e. introducing an ion implantation step before bonding and then splitting / detaching, cf. Fig. 2. For this possibility, the bonding process should be carried out at a lower temperature, preferably less than 200 ° C. Subsequently, in step D, an additional back side metal contact 1 1 may be provided on a second side of the support substrate 5 opposite to the first side, thereby resulting in an engineered substrate 103. The engineered substrate 103 may be substantially the same as the engineered substrate 101 , except for having the additional back side metal contact. Step D and thus providing the additional back side metal contact 11 are optional, but may further improve the efficiency of the engineered substrate 103, and ultimately a solar cell including the engineered substrate. The back side metal contact 11 may serve as another mirror in addition to the mirror functionality of the bonding interface 4, i.e. its purpose is to reflect such photons which have not yet been converted in the substrate back into the interior. The back side metal contact 11 may also serve for providing an electrical contact to the backside of a solar cell, e.g. contacting a conductive piate in order to avoid complex wiring.
Fig. 2 shows a slight modification of the embodiment of Fig. 1 , however sharing the same major steps A, B, C and optional step D. The same elements are denoted by the same reference numbers and will not be explained, again. In Fig. 2, the first support substrate comprises a zipper iayer 2 which is provided at the surface of the first substrate 1 , representing the contact to the seed Iayer 3. For example, the zipper Iayer 2 may be provided in form of a weakened Iayer formed by the implantation of ionic species. The ionic species may be, for example, hydrogen or helium ions. In this case, the first substrate 1 can be provided as a bulk substrate, such as an InP substrate, then the implantation through the top surface of the bulk substrate forms the weakened Iayer 2. The weakened Iayer or zipper Iayer 2 thus separates the seed Iayer 3 and the first substrate 1 respectively in the top portion and the bottom portion of the bulk substrate. Subsequently, the first substrate 1 is detached from the seed layer 3 by means of the zipper Iayer 2, for example, the first engineered substrate is cleaved at the zipper Iayer 2 allowing the detachment of first substrate 1 from the seed Iayer 3. Then the further process of detachment of the first substrate 1 may be mediated by the application of mechanical forces to delam- inate at the weakened Iayer formed by hydrogen or helium ions.
With respect to the above embodiment shown in Fig. 2. one understands that the seed Iayer 3 may be part of the first substrate 1 and is defined by the presence of the weakened Iayer 2. However, the present invention is not limited to such configuration. It is understood that the seed iayer may be provided by epitaxial growth on the first substrate. An implantation step may thus define a weakened Iayer 2 either in the first substrate 1 or the seed Iayer. Such weakened Iayer 2 is formed in view of a subsequent detachment step as already explained above. Further surface preparation after such detachment (e.g. grinding, polishing, etching) of the transferred layer leaves behind a seed Iayer which is suitable for epitaxial growth (re- duced roughness required), such seed layer 3 bonded via metallic bonding layers (4A, 4B) to the support substrate 5.
The resulting engineered substrate 101 and 103, the latter including a back side metal contact, are substantially the same as in Fig. 1 The thickness of the seed layer 3 typically is in a range of 150 nm up to 1 μιη. If the transfer is performed by Smart Cut™, said thickness may be up to 300 nm, but can be as low as 20 nm. Furthermore, the thickness of the support substrate 5 may range from 100 Mm up to 500 m. The doping concentration of the support substrate 5 typically ranges from 1 x1014- 5x1017 at/cm3. The first semiconductor material typically has a lattice constant in the range of 5.8 - 6 A (0.58 nm - 0.6 nm). The thickness of the bonding layers is in the range of 3 nm up to 2μιη, preferentially in the range of 3 nm to 20 nm. In the latter case, due to low absorption within the bonding layers which depends on the thickness, a second mirror on the back side may be applicable in order to further increase the efficiency.
Each of the engineered substrate 101 and 103 may be used in forming an MJ solar cell. The advantage is that materials of the various junctions may be tuned in order to better match the solar spectrum.

Claims

Claims
1 . Engineered substrate (101 , 03) comprising:
a seed layer (3) made of a first semiconductor material for growth of a solar cell;
a first bonding layer (4A) on the seed layer (3);
a support substrate (5) made of a second semiconductor material;
a second bonding layer (4B) on a first side of the support substrate (5);
a bonding interface (4) between the first and second bonding layers (4A, 4B);
the first and second bonding layers (4A, 4B) each made of metallic material; wherein doping concentrations of the semiconductor materials and thicknesses of the layers of the engineered substrate (101 , 103), in particular of the seed layer, the support substrate, and both the first and second bonding layers, are selected such that the absorption of the seed layer (3) is less than 20%, preferably less than 10%, as well as total area-normalized series resistance of the engineered substrate (101 , 103) is less than 10 mOhm-cm2, preferably less than 5 mOhm-cm2.
2. The engineered substrate (101 , 103) according to claim 1 , wherein the dop- ing concentration of the seed layer (3) is less than 5x1017 at/cm3.
3. The engineered substrate (101 , 103) according to one of claims 1 or 2, wherein the thickness of the seed layer (3) is in a range of 150 nm to 1 μιη.
4. The engineered substrate (101 , 103) according to at least one of claims 1 - 3, wherein the thickness of the support substrate (5) is in a range from 100 μιτι up to 500 μιη and the doping concentration of the support substrate (5) is in the range 1014 to 5x 017 at/cm3.
5. The engineered substrate (101 , 103) according to claim 1 , wherein the metallic material of the first and second bonding layers (4A, 4B) is one of W or Ti together with TiN.
6. The engineered substrate (101 , 103) according to at least one of claims 1 -
5, wherein the first semiconductor material has a lattice constant in the range of 5.8 to 6 A (0.58 to 0.6 nm).
7. The engineered substrate (101 , 103) according to at least one of claims 1 -
6, wherein the first semiconductor material is InP or the first semiconductor material being a ternary or quaternary or penternary lll-V material, for example InGaAs or InGaAsP, wherein the second semiconductor material is chosen among GaAs or Ge.
8. The engineered substrate (101 , 103) according to claim 1 , further comprising a metal contact ( ) provided on a second side of the support substrate (5) opposite to the first side.
9. Light detection or conversion device, in particular solar cell, comprising an engineered substrate (101 , 103) according to at least one of claims 1 - 8.
10. A method of manufacturing an engineered substrate (101 , 103) comprising: providing a first substrate (1);
providing a seed layer (3) on a first side of the first substrate;
forming a first bonding layer (4A) of metallic material on the seed layer (3) ; providing a support substrate (5),
forming a second bonding layer (4B) of metallic material on the support substrate (5);
directly bonding the first and second bonding layers (4A, 4B); and then removing the first substrate (1);
the first and second bonding layers (4A, 4B) each made of metallic material; wherein doping concentrations of the semiconductor materials and thickness of the layers of the engineered substrate (101 , 103) are selected such that absorp- tion of the seed layer (3) is less than 20%, preferably less than 10%, as well as total area-normalized series resistance of the engineered substrate (101 , 103) is less than 10 mOhm cm2, preferably less than 5 mOhm-cm2.
1 1. The method according to claim 10, wherein providing the seed layer (3) is obtained by epitaxial growth.
12. The method according to claim 10 or claim 1 1 , further comprising :
an ion implantation step for forming a weakened layer (2) in a part of the first substrate (1 ) or the seed layer (3) before directly bonding the first and second bonding layers (4A, 4B), and a detaching step to separate the remaining part of the first substrate (1 ) or the seed layer (3) provided on the first substrate (1 ) after directly bonding the first and second bonding layers (4A, 4B).
13. The method according to claims 10 to 12, further comprising the step of providing a metal contact (1 1 ) on a second side of the support substrate (5) opposite to the first side.
EP17701524.5A 2016-02-03 2017-01-27 Engineered substrate with embedded mirror Active EP3411908B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1650859A FR3047350B1 (en) 2016-02-03 2016-02-03 ADVANCED SUBSTRATE WITH INTEGRATED MIRROR
PCT/EP2017/051751 WO2017133976A1 (en) 2016-02-03 2017-01-27 Engineered substrate with embedded mirror

Publications (2)

Publication Number Publication Date
EP3411908A1 true EP3411908A1 (en) 2018-12-12
EP3411908B1 EP3411908B1 (en) 2020-03-18

Family

ID=56555443

Family Applications (1)

Application Number Title Priority Date Filing Date
EP17701524.5A Active EP3411908B1 (en) 2016-02-03 2017-01-27 Engineered substrate with embedded mirror

Country Status (6)

Country Link
US (1) US11251321B2 (en)
EP (1) EP3411908B1 (en)
JP (1) JP6769013B2 (en)
CN (1) CN108604613B (en)
FR (1) FR3047350B1 (en)
WO (1) WO2017133976A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111554763B (en) * 2020-04-01 2023-06-09 南开大学 High-pressure high-efficiency perovskite/crystalline silicon laminated battery

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5994465A (en) * 1982-11-20 1984-05-31 Matsushita Electric Ind Co Ltd solar cells
JPS63157483A (en) 1986-12-22 1988-06-30 Kanegafuchi Chem Ind Co Ltd Semiconductor device
JP2002289884A (en) 2001-03-27 2002-10-04 Sumitomo Electric Ind Ltd Solar cell, solar cell device
US9011598B2 (en) * 2004-06-03 2015-04-21 Soitec Method for making a composite substrate and composite substrate according to the method
FR2876841B1 (en) * 2004-10-19 2007-04-13 Commissariat Energie Atomique PROCESS FOR PRODUCING MULTILAYERS ON A SUBSTRATE
TW200707799A (en) * 2005-04-21 2007-02-16 Aonex Technologies Inc Bonded intermediate substrate and method of making same
CN101026211B (en) * 2006-11-30 2011-02-09 金芃 Conductive support substrate through-hole vertical structure semiconductor chip or device
US7795054B2 (en) * 2006-12-08 2010-09-14 Samsung Led Co., Ltd. Vertical structure LED device and method of manufacturing the same
US20100132775A1 (en) * 2009-03-05 2010-06-03 Applied Materials, Inc. Adhesion between azo and ag for the back contact in tandem junction cell by metal alloy
CN101656275B (en) * 2009-09-08 2012-01-04 厦门市三安光电科技有限公司 Preparation method of chip of flip chip type multijunction compound solar cell
US8648387B2 (en) * 2009-12-30 2014-02-11 Industrial Technology Research Institute Nitride semiconductor template and method of manufacturing the same
US8993879B2 (en) * 2010-06-14 2015-03-31 The Boeing Company Solar cell structure and composition and method for forming the same
WO2012018649A2 (en) 2010-08-06 2012-02-09 Spectrawatt, Inc. Cooperative photovoltaic networks and photovoltaic cell adaptations for use therein
FR2967813B1 (en) * 2010-11-18 2013-10-04 Soitec Silicon On Insulator METHOD FOR PRODUCING A BENTALLIC METAL LAYER STRUCTURE
US8822817B2 (en) * 2010-12-03 2014-09-02 The Boeing Company Direct wafer bonding
US9065010B2 (en) * 2011-06-28 2015-06-23 Universal Display Corporation Non-planar inorganic optoelectronic device fabrication
CN106098842B (en) * 2011-07-06 2018-12-18 密歇根大学董事会 Use the integrated solar collector for the semiconductor solar cell that extension removing and cold welding combine
CN102270693B (en) * 2011-07-15 2013-09-25 中国科学院苏州纳米技术与纳米仿生研究所 Multijunction laminated solar cell and manufacturing method thereof
CN103975449A (en) 2011-09-02 2014-08-06 安伯韦弗公司 Solar cell
CN103022057A (en) 2011-09-21 2013-04-03 索尼公司 Multi-junction solar cell, photovoltaic conversion component and compound semiconductor layer-by-layer structure
EP2645431A1 (en) * 2012-03-28 2013-10-02 Soltec Manufacture of multijuntion solar cell devices
EP2645428A1 (en) 2012-03-28 2013-10-02 Soitec Manufacture of multijuntion solar cell devices
EP2645429A1 (en) * 2012-03-28 2013-10-02 Soitec Manufacture of multijunction solar cell devices
CN103367465B (en) * 2012-03-29 2016-01-06 山东浪潮华光光电子股份有限公司 A kind of multijunction solar cell having metallic mirror and preparation method thereof
JP5994465B2 (en) 2012-08-06 2016-09-21 三菱自動車工業株式会社 Engine control device
US20140137930A1 (en) * 2012-11-16 2014-05-22 Solar Junction Corporation Multijunction solar cells
FR3003692B1 (en) * 2013-03-25 2015-04-10 Commissariat Energie Atomique METHOD FOR MANUFACTURING A MULTIJUNCTION STRUCTURE FOR A PHOTOVOLTAIC CELL
US9650723B1 (en) * 2013-04-11 2017-05-16 Soraa, Inc. Large area seed crystal for ammonothermal crystal growth and method of making
CN103346190B (en) * 2013-06-04 2016-09-07 中国科学院苏州纳米技术与纳米仿生研究所 Four knot tandem solar cell of Si substrate and preparation method thereof
CN106796965B (en) * 2014-06-26 2019-07-23 索泰克公司 Semiconductor structure and method of making the same

Also Published As

Publication number Publication date
US11251321B2 (en) 2022-02-15
US20210193853A1 (en) 2021-06-24
FR3047350B1 (en) 2018-03-09
WO2017133976A1 (en) 2017-08-10
JP2019505995A (en) 2019-02-28
CN108604613A (en) 2018-09-28
EP3411908B1 (en) 2020-03-18
FR3047350A1 (en) 2017-08-04
JP6769013B2 (en) 2020-10-14
CN108604613B (en) 2022-10-14

Similar Documents

Publication Publication Date Title
US9837571B2 (en) Tandem nanofilm photovoltaic cells joined by wafer bonding
US9287431B2 (en) Superstrate sub-cell voltage-matched multijunction solar cells
JP6312257B2 (en) Built-in solar concentrator and cold-welded semiconductor solar cells using epitaxial lift-off
US20090151782A1 (en) Hetero-junction silicon solar cell and fabrication method thereof
JP2001177137A (en) Fabrication of thin-film photovoltaic modules with highly uniform interconnects and double-layer contacts
JP2012523716A (en) Photovoltaic module and method for producing photovoltaic module having multiple semiconductor layer stacks
US20090314337A1 (en) Photovoltaic devices
US20120285520A1 (en) Wafer bonded solar cells and fabrication methods
WO2014092677A1 (en) Monolithic tandem voltage-matched multijunction solar cells
TW201308635A (en) Tandem solar cell with improved channel junction
EP3411908B1 (en) Engineered substrate with embedded mirror
KR101484620B1 (en) Silicon solar cell
US20120180855A1 (en) Photovoltaic devices and methods of forming the same
US11430910B2 (en) Engineered substrate
KR101673241B1 (en) Method for fabricating tandem solar cell with thin film silicon and bulk crystalline silicon using silicon thin film tunnel junction layer by PECVD and solar cell thereof
TWI453929B (en) Photovoltaic modules and methods of manufacturing photovoltaic modules having multiple semiconductor layer stacks
Franklin et al. A 20% efficient Sliver solar cell
CN120769612A (en) Solar cell and photovoltaic module
US10707364B2 (en) Solar cell with absorber substrate bonded between substrates

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: UNKNOWN

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20180903

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

RIN1 Information on inventor provided before grant (corrected)

Inventor name: GUIOT, ERIC

Inventor name: LAGOUTTE, EMMANUELLE

Inventor name: TAUZIN, AURELIE

Inventor name: SIGNAMARCHEIX, THOMAS

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20191022

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602017013249

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1246923

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200415

Ref country code: IE

Ref legal event code: FG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200618

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20200318

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200619

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200618

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200718

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200812

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1246923

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200318

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602017013249

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

26N No opposition filed

Effective date: 20201221

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20210127

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210127

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20210131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210127

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210127

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20170127

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200318

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602017013249

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H01L0031072500

Ipc: H10F0010161000

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20251222

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20251203

Year of fee payment: 10