EP3410492A1 - Field effect transistor and manufacturing method therefor - Google Patents
Field effect transistor and manufacturing method therefor Download PDFInfo
- Publication number
- EP3410492A1 EP3410492A1 EP16895948.4A EP16895948A EP3410492A1 EP 3410492 A1 EP3410492 A1 EP 3410492A1 EP 16895948 A EP16895948 A EP 16895948A EP 3410492 A1 EP3410492 A1 EP 3410492A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- layer
- insulation layer
- gate
- gate structure
- gate insulation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 19
- 238000002353 field-effect transistor method Methods 0.000 title 1
- 230000005669 field effect Effects 0.000 claims abstract description 63
- 238000009413 insulation Methods 0.000 claims description 119
- 238000000034 method Methods 0.000 claims description 55
- 239000000758 substrate Substances 0.000 claims description 55
- 239000000463 material Substances 0.000 claims description 23
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 22
- 229910021389 graphene Inorganic materials 0.000 claims description 22
- 239000010409 thin film Substances 0.000 claims description 13
- 238000000206 photolithography Methods 0.000 claims description 11
- 238000005530 etching Methods 0.000 claims description 7
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 4
- 238000000151 deposition Methods 0.000 claims description 4
- CWQXQMHSOZUFJS-UHFFFAOYSA-N molybdenum disulfide Chemical compound S=[Mo]=S CWQXQMHSOZUFJS-UHFFFAOYSA-N 0.000 claims description 4
- 229910052982 molybdenum disulfide Inorganic materials 0.000 claims description 4
- 238000011065 in-situ storage Methods 0.000 claims description 3
- 238000005498 polishing Methods 0.000 claims description 3
- 239000000126 substance Substances 0.000 claims description 3
- 238000012545 processing Methods 0.000 claims description 2
- 230000003071 parasitic effect Effects 0.000 abstract description 9
- 230000005684 electric field Effects 0.000 abstract description 6
- 239000000969 carrier Substances 0.000 abstract description 3
- 238000010586 diagram Methods 0.000 description 24
- 239000011248 coating agent Substances 0.000 description 12
- 238000000576 coating method Methods 0.000 description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 11
- 238000013461 design Methods 0.000 description 11
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 6
- 235000012239 silicon dioxide Nutrition 0.000 description 5
- 239000000377 silicon dioxide Substances 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 238000005566 electron beam evaporation Methods 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 3
- 229910052697 platinum Inorganic materials 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000010894 electron beam technology Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000008020 evaporation Effects 0.000 description 2
- 238000001704 evaporation Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 229920000139 polyethylene terephthalate Polymers 0.000 description 2
- 239000005020 polyethylene terephthalate Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000005293 physical law Methods 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- -1 polyethylene terephthalate Polymers 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1606—Graphene
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/24—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66015—Multistep manufacturing processes of devices having a semiconductor body comprising semiconducting carbon, e.g. diamond, diamond-like carbon, graphene
- H01L29/66037—Multistep manufacturing processes of devices having a semiconductor body comprising semiconducting carbon, e.g. diamond, diamond-like carbon, graphene the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
- H01L29/78648—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate arranged on opposing sides of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7831—Field effect transistors with field effect produced by an insulated gate with multiple gate structure
Definitions
- the present invention relates to the field of electronic technologies, and in particular, to a field effect transistor and a manufacturing method thereof.
- a field effect transistor is a common electronic element.
- a field effect transistor is usually prepared by using a silicon-based semiconductor material.
- a two-dimensional material for example, graphene
- the graphene material has advantages of a two-dimensional characteristic, a high electron mobility rate, and a high saturation velocity. Therefore, the graphene-material-based field effect transistor can have a better frequency characteristic, for example, a higher cut-off frequency, than the conventional silicon-based field effect transistor.
- the graphene-material-based field effect transistor still uses a conventional insulation gate field effect transistor structure, problems such as a low output current, a great carrier scattering effect, and an obvious parasitic effect, tend to result. Consequently, the graphene-material-based field effect transistor does not have an ideal frequency characteristic.
- embodiments of the present invention provide a field effect transistor and a manufacturing method thereof.
- the technical solutions are as follows:
- a field effect transistor is provided, and the field effect transistor includes:
- two edges of the first projection region coincide with an edge of the first source electrode 1041 and an edge of the drain 105, respectively, and two edges of the second projection region coincide with an edge of the second source electrode 1042 and an edge of the drain 105, respectively.
- an area of the third gate structure 1031C is less than or equal to an area of the first projection region; and an area of the fourth gate structure 1031D is less than or equal to an area of the second projection region.
- the third gate structure 1031C and the fourth gate structure 1031D are parallel to each other; or the third gate structure 1031C and the fourth gate structure 1031D form a door-frame-like communicating structure.
- the first gate structure 1032A and the third gate structure 1031C connect with each other through a contact hole
- the second gate structure 1032B and the fourth gate structure 1031D connect with each other through a contact hole
- the channel layer uses one of graphene, molybdenum disulfide, black phosphorus, or another two-dimensional material.
- a field effect transistor is provided, and the field effect transistor includes:
- the channel layer uses one of graphene, molybdenum disulfide, black phosphorus, or another two-dimensional material.
- a field effect transistor manufacturing method includes:
- the forming a bottom gate electrode on the substrate layer includes:
- the method before the forming a bottom gate insulation layer, the method further includes: processing, by using a chemical mechanical polishing method, a surface of the substrate layer on which the bottom gate electrode is formed.
- the forming a top gate electrode on the top gate insulation layer includes: making a vertical contact hole between the top gate electrode and the bottom gate electrode, so that the top gate electrode and the bottom gate electrode connect with each other.
- a field effect transistor manufacturing method includes:
- the attaching a channel layer includes: depositing the channel layer in situ, so that the channel layer folds and clings snugly against the first groove structure and the second groove structure that are on the first bottom gate insulation layer and the second bottom gate insulation layer.
- the forming a third gate structure of a top gate electrode and a fourth gate structure of the top gate electrode includes: making a vertical contact hole between the top gate electrode and the bottom gate electrode, so that the top gate electrode and the bottom gate electrode connect with each other.
- the field effect transistor provided in the present invention includes two top gate electrodes and two bottom gate electrodes, and the top gate electrodes and the bottom gate electrodes are opposite to each other in pair. This increases a quantity of control-voltage-induced carriers in the field effect transistor, and therefore increases an output current of the field effect transistor, improves a power gain limit frequency in high-frequency use, and makes an electric field between the top gate electrodes and the bottom gate electrodes more adequately cover the channel layer between the source electrode and the drain, thereby reducing a parasitic effect in a high frequency, and further improving a frequency characteristic of the field effect transistor.
- FIG. 1 is a schematic structural diagram of a vertical section of a field effect transistor according to Embodiment 1 of the present invention. As shown in the figure, the field effect transistor includes:
- the structure provided in this embodiment of the present invention includes the third gate structure 1031C and the fourth gate structure that act as a top gate electrode, and the first gate structure 1032A and the second gate structure 1032B that act as the bottom gate electrode.
- the drain 105 is disposed between the first source electrode 1041 and the second source electrode 1042, so that conductive channels are formed between the first source electrode 1041 and the drain 105, and between the second source electrode 1042 and the drain 105, respectively, thereby providing a bi-conductive-channel structure, and further increasing the output current of the field effect transistor, and improving the power gain limit frequency during high-frequency use.
- the first gate structure 1032A is corresponding to the third gate structure 1031C, to apply a control voltage to one conductive channel; and the second gate structure 1032B is corresponding to the fourth gate structure 1031D, to apply the control voltage to the other conductive channel.
- a gate electrode, a gate electrode insulation layer, and a source electrode that are used to form one conductive channel may have same shapes and sizes as a gate electrode, a gate electrode insulation layer, and a source electrode that are used to form the other conductive channel, respectively, or the shapes and sizes may differ depending on a need.
- a specific shape and size of any one of the foregoing structures is not limited in the present invention.
- a voltage connected from the first source electrode 1041 and the second source electrode 1042 that act as the source electrode to the drain 105 may be applied in an opposite direction, and therefore the first source electrode 1041 and the second source electrode 1042 may be set to a drain, and the drain 105 may be set to a source electrode. Whether the source electrode and the drain are interchanged is not limited in the present invention.
- the third gate structure 1031C is disposed in a first projection region 201, of the first gate structure 1032A, on the top gate insulation layer 1021, the first projection region 201 is located between the first source electrode 1041 and the drain 105, and the top gate insulation layer 1021, the channel layer 106, and the bottom gate insulation layer 1022 are disposed in turn between the third gate structure 1031C and the first gate structure 1032A.
- the top gate insulation layer 1021 and the bottom gate insulation layer 1022 are collectively referred to as gate electrode insulation layers 102, and the top gate electrode 1031 and the bottom gate electrode 1032 are collectively referred to as gate electrodes 103.
- the fourth gate structure 1031D is disposed in the second projection region 202, of the second gate structure 1032B, on the top gate insulation layer 1021, the second projection region 202 is located between the second source electrode 1042 and the drain 105, and the top gate insulation layer 1021, the channel layer 106, and the bottom gate insulation layer 1022 are disposed in turn between the fourth gate structure 1031D and the second gate structure 1032B.
- two edges 2011 of the first projection region 201 coincide with an edge of the first source electrode 1041 and an edge of the drain 105, respectively, and two edges 2021 of the second projection region 202 coincide with an edge of the second source electrode 1042 and an edge of the drain 105, respectively.
- an area of the third gate structure 1031C is less than or equal to an area of the first projection region 201
- an area of the fourth gate structure 1031D is less than or equal to an area of the second projection region 202.
- FIG. 3 is a cutaway drawing of FIG. 2 along an AA' direction. As shown in FIG. 3 , the area of the first projection area 201 or the area of the first projection area 202 is an area, occupied by the either projection area, on a plane parallel to the substrate layer 101.
- the third gate structure 1031C and the fourth gate structure 1031D are parallel to each other.
- the third gate structure 1031C and the fourth gate structure 1031D form a door-frame-like communicating structure.
- the top gate electrode includes two parts that are parallel to each other and a communicating part used to connect the two parts.
- the parts parallel to each other may both be rectangular structures. It should be noted that any one of the gate structures may be disposed depending on an actual application scenario, and is not limited in the present invention.
- the substrate layer 101 has a groove structure, and the bottom gate electrode 1032 is disposed in the groove structure.
- the substrate layer 101 has two groove structures parallel to each other, and the first gate structure 1032A and the second gate structure 1032B of the bottom gate electrode 1032 are disposed in the two groove structures parallel to each other, respectively.
- the top gate electrode and the bottom gate electrode connect with each with through a contact hole.
- the first gate structure 1032A and the third gate structure 1031C connect with each other through the contact hole
- the second gate structure 1032B and the fourth gate structure 1031D connect with each other through the contact hole.
- a specific location of the contact hole may be selected depending on an actual scenario of circuit wiring, and is not limited in the present invention.
- FIG. 4 is a schematic structural diagram of a vertical section of a field effect transistor according to Embodiment 2 of the present invention. As shown in the figure, the field effect transistor includes:
- the first channel layer 4061 is in contact with the first source electrode 4041 and the drain 405, to form a conductive channel between the first source electrode 4041 and the drain 405; and the second channel layer 4062 is in contact with a second source electrode 4042 and the drain 405, to form a conductive channel between the second source electrode 4042 and the drain 405.
- an electric field between a top gate electrode and a bottom gate electrode can cover channel layers between the source electrode and the drain completely, and therefore further reduce a parasitic effect at a high frequency.
- first top gate insulation layer 4021C and the second top gate insulation layer 4021D may connect or not connect with each other
- first bottom gate insulation layer4022A and the second bottom gate insulation layer 4022B may connect or not connect with each other. This is not limited in the present invention.
- FIG. 5 is a flowchart of a field effect transistor manufacturing method according to Embodiment 3 of the present invention. The method is used to manufacture the field effect transistor provided in Embodiment 1, and is described by using an example in which graphene is used as a channel material. The method includes the following steps.
- a material of the substrate layer may be an insulation material such as silicon dioxide (SiO2), silicon carbide (SiC), boron nitride (BN), silicon nitride (Si3N4), polyethylene terephthalate (PET), or a sapphire.
- the substrate layer material is not specifically limited in the present invention.
- a bottom gate electrode on the substrate layer, as shown in diagram b in FIG. 6 , where the bottom gate electrode includes a first gate structure and a second gate structure.
- the bottom gate electrode includes a first gate structure and a second gate structure.
- two groove structures are formed on the substrate layer by using a photolithography technique, an etching technique, and a coating technique, and the first gate structure of the bottom gate electrode and the second gate structure of the bottom gate electrode are formed in the two groove structures, respectively.
- a material of the bottom gate electrode may be a metal material such as copper, platinum, or gold.
- the bottom gate electrode material is not limited in the present invention.
- the selected photolithography technique may be a regular photolithography technique or an electron beam exposure photolithography technique.
- the etching technique includes plasma etching or the like
- the coating technique includes a sputtering coating technique, an evaporation coating technique, or the like.
- a specific technique for forming the bottom gate electrode is not limited in the present invention.
- a bottom gate insulation layer on the bottom gate electrode as shown in diagram c in FIG. 6 .
- a surface of the substrate layer on which the bottom gate electrode is formed is processed by using a chemical mechanic polishing method, to make the surface flat.
- a material of the bottom gate insulation layer may be SiO2, Al 2 O 3 , or the like. This is not limited in the present invention.
- a specific technique for forming the bottom gate insulation layer may be chemical vapor deposition, atom layer deposition, or the like. This is not limited in the present invention.
- a specific forming process includes: defining a source electrode region and a drain region on the graphene layer by using a photolithography technique, and then forming the source electrode and the drain by using the coating technique.
- a material of the source electrode and the drain may be a metal such as copper, platinum, or gold.
- a top gate insulation layer on the graphene layer, the source electrode, and the drain, as shown in diagram f in FIG. 6 .
- a material of the top gate insulation layer may be silicon dioxide (SiO2), aluminum oxide (Al 2 O 3 ), or the like. This is not limited in the present invention.
- a specific technique for forming the top gate insulation layer may be chemical vapor deposition, atom layer deposition, or the like. This is not limited in the present invention.
- top gate electrode on the top gate insulation layer, as shown in diagram g in FIG. 6 , where the top gate electrode includes a third gate structure and a fourth gate structure.
- the forming a top gate electrode on the top gate insulation layer includes making a vertical contact hole between the top gate electrode and the bottom gate electrode, so that the top gate electrode and the bottom gate electrode connect with each other.
- FIG. 7 is a flowchart of a field effect transistor manufacturing method according to Embodiment 4 of the present invention.
- the method is used to manufacture the field effect transistor provided in Embodiment 2, and is described by using an example in which graphene is used as a channel material.
- the method includes the following steps.
- step 701. Provide a substrate layer, as shown in diagram a in FIG. 8 .
- This step is the same as step 501 in Embodiment 3 and is not further described herein.
- the thin film structure may be formed by using a coating technique.
- the coating technique includes a sputtering coating technique, an evaporation coating technique, or the like.
- a specific technique for forming the thin film structure is not limited in the present invention.
- a material of the thin film structure may be a metal material such as copper, platinum, or gold.
- the thin film structure material is not limited in the present invention.
- a sacrificial layer on the thin film structure as shown in diagram c in FIG. 8 , where the sacrificial layer may be dissolved in a specific solution.
- a material of the sacrificial layer may be silicon oxide, polycrystalline silicon, silicon nitride, photoresist, or the like. This is not specifically limited in the present invention.
- first groove structure and a second groove structure are formed on the substrate layer, the thin film structure, and the sacrificial layer, as shown in diagram d in FIG. 8 .
- the first groove structure and the second groove structure are formed by using a photolithography technique and an etching technique.
- the selected photolithography technique may be a regular photolithography technique or an electron beam exposure photolithography technique. This is not limited in the present invention.
- the etching technique includes ion beam etching or the like. A specific technique for forming the first groove structure and the second groove structure is not limited in the present invention.
- first gate structure of a bottom gate electrode and a second gate structure of the bottom gate electrode in the first groove structure and the second groove structure, respectively, as shown in diagram e in FIG. 8 .
- the first gate structure of the bottom gate electrode and the second gate structure of the bottom gate electrode are formed by using an electron beam evaporation coating technique.
- the first gate structure and the second gate structure may alternatively be formed by using another technique. This is not limited in the present invention.
- first bottom gate insulation layer and a second bottom gate insulation layer in the first groove structure and the second groove structure, respectively, as shown in diagram f in FIG. 8 .
- the first bottom gate insulation layer and the second bottom gate insulation layer are formed by using the electron beam evaporation coating technique.
- the first bottom gate insulation layer and the second bottom gate insulation layer may alternatively be formed by using another technique. This is not limited in the present invention.
- a graphene layer as shown in diagram g in FIG. 8 .
- the graphene layer is deposited in situ, so that the graphene layer folds and clings snugly against the first groove structure and the second groove structure that are on the first bottom gate insulation layer and the second bottom gate insulation layer.
- graphene is evenly and continuously attached onto a surface of the structure, to be in ohmic contact with a metal in the structure.
- first top gate insulation layer and a second top gate insulation layer on the graphene layer, as shown in diagram h in FIG. 8 .
- the first top gate insulation layer and the second top gate insulation layer are formed by using the electron beam evaporation coating technique.
- the first top gate insulation layer and the second top gate insulation layer may alternatively be formed by using another technique. This is not limited in the present invention.
- a specific forming process includes: making a vertical contact hole between the top gate electrode and the bottom gate electrode, so that the top gate electrode and the bottom gate electrode connect with each other.
- the program may be stored in a computer-readable storage medium.
- the storage medium may include: a read-only memory, a magnetic disk, or an optical disc.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- The present invention relates to the field of electronic technologies, and in particular, to a field effect transistor and a manufacturing method thereof.
- With development of electronic technologies, a frequency characteristic of an electronic element in a silicon integrated circuit, for example, a power gain limit frequency, gradually approaches a physical law limit. Therefore, how to further improve the frequency characteristic of the electronic element becomes an important technical concern in the art.
- A field effect transistor is a common electronic element. In the prior art, a field effect transistor is usually prepared by using a silicon-based semiconductor material. To provide a better frequency characteristic, a two-dimensional material, for example, graphene, may be used instead of the silicon-based semiconductor material, thereby preparing a graphene-material-based field effect transistor. The graphene material has advantages of a two-dimensional characteristic, a high electron mobility rate, and a high saturation velocity. Therefore, the graphene-material-based field effect transistor can have a better frequency characteristic, for example, a higher cut-off frequency, than the conventional silicon-based field effect transistor.
- However, because the graphene-material-based field effect transistor still uses a conventional insulation gate field effect transistor structure, problems such as a low output current, a great carrier scattering effect, and an obvious parasitic effect, tend to result. Consequently, the graphene-material-based field effect transistor does not have an ideal frequency characteristic.
- To resolve the technical problem in the art, embodiments of the present invention provide a field effect transistor and a manufacturing method thereof. The technical solutions are as follows:
- According to a first aspect, a field effect transistor is provided, and the field effect transistor includes:
- a
substrate layer 101, where afirst gate structure 1032A and asecond gate structure 1032B are disposed in a groove in an upper surface of thesubstrate layer 101; - a bottom
gate insulation layer 1022 covering the upper surface of thesubstrate layer 101; - a
channel layer 106 covering an upper surface of the bottomgate insulation layer 1022; and - a top
gate insulation layer 1021 covering an upper surface of thechannel layer 106, where - the
first source electrode 1041, asecond source electrode 1042, and adrain 105 disposed between thefirst source electrode 1041 and thesecond source electrode 1042, are disposed on a lower surface of the topgate insulation layer 1021; - a
third gate structure 1031C and afourth gate structure 1031D are disposed in a groove in an upper surface of the topgate insulation layer 1021; - the
third gate structure 1031C is disposed in a first projection region, of thefirst gate structure 1032A, on the topgate insulation layer 1021, and the first projection region is located between thefirst source electrode 1041 and thedrain 105; and - the
fourth gate structure 1031D is disposed in a second projection region, of thesecond gate structure 1032B, on the topgate insulation layer 1021, and the second projection region is located between thesecond source electrode 1042 and thedrain 105. - In a possible design of the first aspect, two edges of the first projection region coincide with an edge of the
first source electrode 1041 and an edge of thedrain 105, respectively, and two edges of the second projection region coincide with an edge of thesecond source electrode 1042 and an edge of thedrain 105, respectively. - In a possible design of the first aspect, an area of the
third gate structure 1031C is less than or equal to an area of the first projection region; and
an area of thefourth gate structure 1031D is less than or equal to an area of the second projection region. - In a possible design of the first aspect, the
third gate structure 1031C and thefourth gate structure 1031D are parallel to each other; or
thethird gate structure 1031C and thefourth gate structure 1031D form a door-frame-like communicating structure. - In a possible design of the first aspect, the
first gate structure 1032A and thethird gate structure 1031C connect with each other through a contact hole, and thesecond gate structure 1032B and thefourth gate structure 1031D connect with each other through a contact hole. - In a possible design of the first aspect, the channel layer uses one of graphene, molybdenum disulfide, black phosphorus, or another two-dimensional material.
- According to a second aspect, a field effect transistor is provided, and the field effect transistor includes:
- a
substrate layer 401, where afirst gate structure 4032A and a first bottomgate insulation layer 4022A covering thefirst gate structure 4032A are disposed in a first groove in an upper surface of thesubstrate layer 401; and asecond gate structure 4032B and a second bottomgate insulation layer 4022B covering thesecond gate structure 4032B are disposed in a second groove in the upper surface of thesubstrate layer 401; - a
first channel layer 4061 that covers the first bottomgate insulation layer 4022A and that has a groove shape; - a
second channel layer 4062 that covers the second bottomgate insulation layer 4022B and that has a groove shape, where - a first top
gate insulation layer 4021C and a third gate structure 4031A covering the first topgate insulation layer 4021C are disposed on a bottom surface of a groove formed by thefirst channel layer 4061; - a second top
gate insulation layer 4021D and a fourth gate structure 4031B covering the second topgate insulation layer 4021D are disposed on a bottom surface of a groove formed by thesecond channel layer 4062; - a
source electrode 405 disposed in a groove structure formed by thesubstrate layer 401, a first outer surface of thefirst channel layer 4061 and a first outer surface of thesecond channel layer 4062; - a
first source electrode 4041 that covers thesubstrate layer 401 and that is in contact with a second outer surface of thefirst channel layer 4061; and - a
first source electrode 4042 that covers thesubstrate layer 401 and that is in contact with a second outer surface of thesecond channel layer 4062. - In a possible design of the second aspect, the channel layer uses one of graphene, molybdenum disulfide, black phosphorus, or another two-dimensional material.
- According to a third aspect, a field effect transistor manufacturing method is provided, and the method includes:
- providing a substrate layer;
- forming a bottom gate electrode on the substrate layer, where the bottom gate electrode includes a first gate structure and a second gate structure;
- forming a bottom gate insulation layer on the bottom gate electrode;
- attaching a channel layer onto the bottom gate insulation layer;
- forming a source electrode and a drain on the graphene layer, where the source electrode includes a first source electrode and a second source electrode;
- forming a top gate insulation layer on the graphene layer, the source electrode, and the drain; and
- forming a top gate electrode on the top gate insulation layer, where the top gate electrode includes a third gate structure and a fourth gate structure.
- In a possible design of the third aspect, the forming a bottom gate electrode on the substrate layer includes:
- forming two groove structures on the substrate layer by using a photolithography technique and an etching technique; and
- forming the first gate structure of the bottom gate electrode and the second gate structure of the bottom gate electrode in the two groove structures, respectively.
- In a possible design of the third aspect, before the forming a bottom gate insulation layer, the method further includes:
processing, by using a chemical mechanical polishing method, a surface of the substrate layer on which the bottom gate electrode is formed. - In a possible design of the third aspect, the forming a top gate electrode on the top gate insulation layer includes:
making a vertical contact hole between the top gate electrode and the bottom gate electrode, so that the top gate electrode and the bottom gate electrode connect with each other. - According to a fourth aspect, a field effect transistor manufacturing method is provided, and the method includes:
- providing a substrate layer;
- preparing, on the substrate layer, a thin film structure required for forming a source electrode and a drain;
- forming a sacrificial layer on the thin film structure, where the sacrificial layer may be dissolved in a specific solution;
- forming a first groove structure and a second groove structure on the substrate layer, the thin film structure, and the sacrificial layer;
- forming a first gate structure of a bottom gate electrode and a second gate structure of the bottom gate electrode in the first groove structure and the second groove structure, respectively;
- forming a first bottom gate insulation layer and a second bottom gate insulation layer in the first groove structure and the second groove structure, respectively;
- attaching a channel layer;
- forming a first top gate insulation layer and a second top gate insulation layer on the channel layer;
- forming a third gate structure of a top gate electrode and a fourth gate structure of the top gate electrode on the first top gate insulation layer and the second top gate insulation layer, respectively; and
- corroding the sacrificial layer.
- In a possible design of the fourth aspect, after the first bottom gate insulation layer and the second bottom gate insulation layer are formed, the attaching a channel layer includes:
depositing the channel layer in situ, so that the channel layer folds and clings snugly against the first groove structure and the second groove structure that are on the first bottom gate insulation layer and the second bottom gate insulation layer. - In a possible design of the fourth aspect, the forming a third gate structure of a top gate electrode and a fourth gate structure of the top gate electrode includes:
making a vertical contact hole between the top gate electrode and the bottom gate electrode, so that the top gate electrode and the bottom gate electrode connect with each other. - Beneficial effects of the technical solutions provided by the embodiments of the present invention are as follows:
The field effect transistor provided in the present invention includes two top gate electrodes and two bottom gate electrodes, and the top gate electrodes and the bottom gate electrodes are opposite to each other in pair. This increases a quantity of control-voltage-induced carriers in the field effect transistor, and therefore increases an output current of the field effect transistor, improves a power gain limit frequency in high-frequency use, and makes an electric field between the top gate electrodes and the bottom gate electrodes more adequately cover the channel layer between the source electrode and the drain, thereby reducing a parasitic effect in a high frequency, and further improving a frequency characteristic of the field effect transistor. - To describe the technical solutions in the embodiments of the present invention more clearly, the following briefly describes the accompanying drawings required for describing the embodiments. Apparently, the accompanying drawings in the following description show merely some embodiments of the present invention, and a person of ordinary skill in the art may still derive other drawings from these accompanying drawings without creative efforts.
-
FIG. 1 is a schematic structural diagram of a vertical section of a field effect transistor according to Embodiment 1 of the present invention; -
FIG. 2 is a schematic diagram of a projection region in a vertical section structure of a field effect transistor according to Embodiment 1 of the present invention; -
FIG. 3 is a cutaway drawing of a field effect transistor according to Embodiment 1 of the present invention, along an AA' direction inFIG. 2 ; -
FIG. 4 is a schematic structural diagram of a vertical section of a field effect transistor according to Embodiment 2 of the present invention; -
FIG. 5 is a flowchart of a field effect transistor manufacturing method according to Embodiment 3 of the present invention; -
FIG. 6 is a schematic structural diagram of a to-be-manufactured field effect transistor when each step in a field effect transistor manufacturing method according to Embodiment 3 of the present invention is implemented; -
FIG. 7 is a flowchart of a field effect transistor manufacturing method according to Embodiment 4 of the present invention; and -
FIG. 8 is a schematic structural diagram of a to-be-manufactured field effect transistor when each step in a field effect transistor manufacturing method according to Embodiment 4 of the present invention is implemented. - To make the objectives, technical solutions, and advantages of the present invention clearer, the following further describes the implementations of the present invention in detail with reference to the accompanying drawings.
-
FIG. 1 is a schematic structural diagram of a vertical section of a field effect transistor according to Embodiment 1 of the present invention. As shown in the figure, the field effect transistor includes: - a
substrate layer 101, where afirst gate structure 1032A and asecond gate structure 1032B are disposed in a groove in an upper surface of thesubstrate layer 101; - a bottom
gate insulation layer 1022 covering the upper surface of thesubstrate layer 101, where the bottomgate insulation layer 1022 is used to make thefirst gate structure 1032A and thesecond gate structure 1032B that act as a bottom gate electrode in a disconnected state with thechannel layer 106; - the
channel layer 106 covering an upper surface of the bottomgate insulation layer 1022; and - a top
gate insulation layer 1021 covering an upper surface of thechannel layer 106, where thefirst source electrode 1041, asecond source electrode 1042, and adrain 105 disposed between thefirst source electrode 1041 and thesecond source electrode 1042, are disposed on a lower surface of the topgate insulation layer 1021, and with this structure, thechannel layer 106 is in contact with thefirst source electrode 1041, thesecond source electrode 1042, and thedrain 105, so that when a control voltage is applied by using agate electrode 103, a conductive channel is formed between thesource electrode 104 and thedrain 105 based on thechannel layer 106; athird gate structure 1031C and afourth gate structure 1031D are disposed in a groove in an upper surface of the topgate insulation layer 1021, and the topgate insulation layer 1021 is used to make thethird gate structure 1031C and thefourth gate structure 1031D in a disconnected state with thechannel layer 106; - the
third gate structure 1031C is disposed in a first projection region, of thefirst gate structure 1032A, on the topgate insulation layer 1021, and the first projection region is located between thefirst source electrode 1041 and thedrain 105; and - the
fourth gate structure 1031D is disposed in a second projection region, of thesecond gate structure 1032B, on the topgate insulation layer 1021, and the second projection region is located between thesecond source electrode 1042 and thedrain 105. - To apply a control voltage to both the top and the bottom of the
channel layer 106, so as to increase a quantity of carriers induced by the control voltage, and therefore increase an output current of the field effect transistor, and improve a power gain limit frequency during high-frequency use, the structure provided in this embodiment of the present invention includes thethird gate structure 1031C and the fourth gate structure that act as a top gate electrode, and thefirst gate structure 1032A and thesecond gate structure 1032B that act as the bottom gate electrode. - The
drain 105 is disposed between thefirst source electrode 1041 and thesecond source electrode 1042, so that conductive channels are formed between thefirst source electrode 1041 and thedrain 105, and between thesecond source electrode 1042 and thedrain 105, respectively, thereby providing a bi-conductive-channel structure, and further increasing the output current of the field effect transistor, and improving the power gain limit frequency during high-frequency use. - The
first gate structure 1032A is corresponding to thethird gate structure 1031C, to apply a control voltage to one conductive channel; and thesecond gate structure 1032B is corresponding to thefourth gate structure 1031D, to apply the control voltage to the other conductive channel. It should be noted that, in actual application, a gate electrode, a gate electrode insulation layer, and a source electrode that are used to form one conductive channel may have same shapes and sizes as a gate electrode, a gate electrode insulation layer, and a source electrode that are used to form the other conductive channel, respectively, or the shapes and sizes may differ depending on a need. A specific shape and size of any one of the foregoing structures is not limited in the present invention. It should also be noted that, in actual application, a voltage connected from thefirst source electrode 1041 and thesecond source electrode 1042 that act as the source electrode to thedrain 105 may be applied in an opposite direction, and therefore thefirst source electrode 1041 and thesecond source electrode 1042 may be set to a drain, and thedrain 105 may be set to a source electrode. Whether the source electrode and the drain are interchanged is not limited in the present invention. - When the control voltage is applied, to make an electric field between the
top gate electrode 1031 and thebottom gate electrode 1032 adequately cover thechannel layer 106 between thefirst source electrode 1041 and thesecond source electrode 1042, and thedrain 105, and therefore reduce a parasitic effect, for example, parasitic resistance or parasitic capacitance, of the field effect transistor at a high frequency, and improve a frequency characteristic of the field effect transistor, in this embodiment of the present invention, as shown inFIG. 2 , thethird gate structure 1031C is disposed in afirst projection region 201, of thefirst gate structure 1032A, on the topgate insulation layer 1021, thefirst projection region 201 is located between thefirst source electrode 1041 and thedrain 105, and the topgate insulation layer 1021, thechannel layer 106, and the bottomgate insulation layer 1022 are disposed in turn between thethird gate structure 1031C and thefirst gate structure 1032A. The topgate insulation layer 1021 and the bottomgate insulation layer 1022 are collectively referred to as gate electrode insulation layers 102, and thetop gate electrode 1031 and thebottom gate electrode 1032 are collectively referred to asgate electrodes 103. - Correspondingly, the
fourth gate structure 1031D is disposed in thesecond projection region 202, of thesecond gate structure 1032B, on the topgate insulation layer 1021, thesecond projection region 202 is located between thesecond source electrode 1042 and thedrain 105, and the topgate insulation layer 1021, thechannel layer 106, and the bottomgate insulation layer 1022 are disposed in turn between thefourth gate structure 1031D and thesecond gate structure 1032B. - When the control voltage is applied, to make the electric field between the top gate electrode and the bottom gate electrode more adequately cover the
channel layer 106 between thefirst source electrode 1041 and thesecond source electrode 1042, and thedrain 105, and therefore reduce the parasitic effect at a high frequency, in this embodiment of the present invention, as shown inFIG. 2 , twoedges 2011 of thefirst projection region 201 coincide with an edge of thefirst source electrode 1041 and an edge of thedrain 105, respectively, and twoedges 2021 of thesecond projection region 202 coincide with an edge of thesecond source electrode 1042 and an edge of thedrain 105, respectively. - When the control voltage is applied, to make the electric field between the
top gate electrode 1031 and thebottom gate electrode 1032 more adequately cover thechannel layer 106 between thesource electrode 104 and thedrain 105, and therefore reduce the parasitic effect at a high frequency, in this embodiment of the present invention, an area of thethird gate structure 1031C is less than or equal to an area of thefirst projection region 201, and an area of thefourth gate structure 1031D is less than or equal to an area of thesecond projection region 202.FIG. 3 is a cutaway drawing ofFIG. 2 along an AA' direction. As shown inFIG. 3 , the area of thefirst projection area 201 or the area of thefirst projection area 202 is an area, occupied by the either projection area, on a plane parallel to thesubstrate layer 101. - To further increase the output current of the field effect transistor, and further improve the power gain limit frequency during high-frequency use, in this embodiment of the present invention, the
third gate structure 1031C and thefourth gate structure 1031D are parallel to each other. Specifically, as shown inFIG. 3 , thethird gate structure 1031C and thefourth gate structure 1031D form a door-frame-like communicating structure. To be specific, the top gate electrode includes two parts that are parallel to each other and a communicating part used to connect the two parts. The parts parallel to each other may both be rectangular structures. It should be noted that any one of the gate structures may be disposed depending on an actual application scenario, and is not limited in the present invention. - For ease of manufacturing, the
substrate layer 101 has a groove structure, and thebottom gate electrode 1032 is disposed in the groove structure. Specifically, thesubstrate layer 101 has two groove structures parallel to each other, and thefirst gate structure 1032A and thesecond gate structure 1032B of thebottom gate electrode 1032 are disposed in the two groove structures parallel to each other, respectively. - To apply a same control voltage to the
top gate electrode 1031 and thebottom gate electrode 1032, the top gate electrode and the bottom gate electrode connect with each with through a contact hole. In other words, thefirst gate structure 1032A and thethird gate structure 1031C connect with each other through the contact hole, and thesecond gate structure 1032B and thefourth gate structure 1031D connect with each other through the contact hole. A specific location of the contact hole may be selected depending on an actual scenario of circuit wiring, and is not limited in the present invention. -
FIG. 4 is a schematic structural diagram of a vertical section of a field effect transistor according to Embodiment 2 of the present invention. As shown in the figure, the field effect transistor includes: - a
substrate layer 401, where afirst gate structure 4032A and a first bottomgate insulation layer 4022A covering thefirst gate structure 4032A are disposed in a first groove in an upper surface of thesubstrate layer 401, and asecond gate structure 4032B and a second bottomgate insulation layer 4022B covering thesecond gate structure 4032B are disposed in a second groove in the upper surface of thesubstrate layer 401, to facilitate manufacturing; - a
first channel layer 4061 that covers the first bottomgate insulation layer 4022A and that has a groove shape; - a
second channel layer 4062 that covers the second bottomgate insulation layer 4022B and that has a groove shape, where - a first top
gate insulation layer 4021C and athird gate structure 4031C covering the first topgate insulation layer 4021C are disposed on a bottom surface of a groove formed by thefirst channel layer 4061; and - a second top
gate insulation layer 4021D and a fourth gate structure 4031D covering the second topgate insulation layer 4021D are disposed on a bottom surface of a groove formed by thesecond channel layer 4062, where this structure is used to facilitate manufacturing based on soft mechanical performance of graphene; - a
source electrode 405 disposed in a groove structure formed by thesubstrate layer 401, a first outer surface of thefirst channel layer 4061 and a first outer surface of thesecond channel layer 4062; - a
first source electrode 4041 that covers thesubstrate layer 401 and that is in contact with a second outer surface of thefirst channel layer 4061; and - a
first source electrode 4042 that covers thesubstrate layer 401 and that is in contact with a second outer surface of thesecond channel layer 4062. - The
first channel layer 4061 is in contact with thefirst source electrode 4041 and thedrain 405, to form a conductive channel between thefirst source electrode 4041 and thedrain 405; and thesecond channel layer 4062 is in contact with asecond source electrode 4042 and thedrain 405, to form a conductive channel between thesecond source electrode 4042 and thedrain 405. In this way, when a control voltage is applied, an electric field between a top gate electrode and a bottom gate electrode can cover channel layers between the source electrode and the drain completely, and therefore further reduce a parasitic effect at a high frequency. - It should be noted that, in actual application, the first top
gate insulation layer 4021C and the second topgate insulation layer 4021D may connect or not connect with each other, the first bottom gate insulation layer4022A and the second bottomgate insulation layer 4022B may connect or not connect with each other. This is not limited in the present invention. -
FIG. 5 is a flowchart of a field effect transistor manufacturing method according to Embodiment 3 of the present invention. The method is used to manufacture the field effect transistor provided in Embodiment 1, and is described by using an example in which graphene is used as a channel material. The method includes the following steps. - 501. Provide a substrate layer, as shown in diagram a in
FIG. 6 . In actual application, a material of the substrate layer may be an insulation material such as silicon dioxide (SiO2), silicon carbide (SiC), boron nitride (BN), silicon nitride (Si3N4), polyethylene terephthalate (PET), or a sapphire. The substrate layer material is not specifically limited in the present invention. - 502. Form a bottom gate electrode on the substrate layer, as shown in diagram b in
FIG. 6 , where the bottom gate electrode includes a first gate structure and a second gate structure. Specifically, two groove structures are formed on the substrate layer by using a photolithography technique, an etching technique, and a coating technique, and the first gate structure of the bottom gate electrode and the second gate structure of the bottom gate electrode are formed in the two groove structures, respectively. In actual application, a material of the bottom gate electrode may be a metal material such as copper, platinum, or gold. The bottom gate electrode material is not limited in the present invention. In actual application, depending on a size characteristic of a to-be-manufactured field effect transistor, the selected photolithography technique may be a regular photolithography technique or an electron beam exposure photolithography technique. This is not limited in the present invention. In actual application, the etching technique includes plasma etching or the like, and the coating technique includes a sputtering coating technique, an evaporation coating technique, or the like. A specific technique for forming the bottom gate electrode is not limited in the present invention. - 503. Form a bottom gate insulation layer on the bottom gate electrode, as shown in diagram c in
FIG. 6 . In this embodiment of the present invention, before this step, a surface of the substrate layer on which the bottom gate electrode is formed is processed by using a chemical mechanic polishing method, to make the surface flat. A material of the bottom gate insulation layer may be SiO2, Al2O3, or the like. This is not limited in the present invention. A specific technique for forming the bottom gate insulation layer may be chemical vapor deposition, atom layer deposition, or the like. This is not limited in the present invention. - 504. Attach a graphene layer onto the bottom gate insulation layer, as shown in diagram d in
FIG. 6 . - 505. Form a source electrode and a drain on the graphene layer, as shown in diagram e in
FIG. 6 , where the source electrode includes a first source electrode and a second source electrode, and the drain is disposed between the first source electrode and the second source electrode. A specific forming process includes: defining a source electrode region and a drain region on the graphene layer by using a photolithography technique, and then forming the source electrode and the drain by using the coating technique. A material of the source electrode and the drain may be a metal such as copper, platinum, or gold. - 506. Form a top gate insulation layer on the graphene layer, the source electrode, and the drain, as shown in diagram f in
FIG. 6 . A material of the top gate insulation layer may be silicon dioxide (SiO2), aluminum oxide (Al2O3), or the like. This is not limited in the present invention. A specific technique for forming the top gate insulation layer may be chemical vapor deposition, atom layer deposition, or the like. This is not limited in the present invention. - 507. Form a top gate electrode on the top gate insulation layer, as shown in diagram g in
FIG. 6 , where the top gate electrode includes a third gate structure and a fourth gate structure. Specifically, the forming a top gate electrode on the top gate insulation layer includes making a vertical contact hole between the top gate electrode and the bottom gate electrode, so that the top gate electrode and the bottom gate electrode connect with each other. -
FIG. 7 is a flowchart of a field effect transistor manufacturing method according to Embodiment 4 of the present invention. The method is used to manufacture the field effect transistor provided in Embodiment 2, and is described by using an example in which graphene is used as a channel material. The method includes the following steps. - 701. Provide a substrate layer, as shown in diagram a in
FIG. 8 . This step is the same asstep 501 in Embodiment 3 and is not further described herein. - 702. Prepare, on the substrate layer, a thin film structure required for forming a source electrode and a drain, as shown in diagram b in
FIG. 8 . The thin film structure may be formed by using a coating technique. The coating technique includes a sputtering coating technique, an evaporation coating technique, or the like. A specific technique for forming the thin film structure is not limited in the present invention. In actual application, a material of the thin film structure may be a metal material such as copper, platinum, or gold. The thin film structure material is not limited in the present invention. - 703. Form a sacrificial layer on the thin film structure, as shown in diagram c in
FIG. 8 , where the sacrificial layer may be dissolved in a specific solution. A material of the sacrificial layer may be silicon oxide, polycrystalline silicon, silicon nitride, photoresist, or the like. This is not specifically limited in the present invention. - 704. Form a first groove structure and a second groove structure on the substrate layer, the thin film structure, and the sacrificial layer, as shown in diagram d in
FIG. 8 . The first groove structure and the second groove structure are formed by using a photolithography technique and an etching technique. In actual application, depending on a size characteristic of a to-be-manufactured field effect transistor, the selected photolithography technique may be a regular photolithography technique or an electron beam exposure photolithography technique. This is not limited in the present invention. The etching technique includes ion beam etching or the like. A specific technique for forming the first groove structure and the second groove structure is not limited in the present invention. - 705. Form a first gate structure of a bottom gate electrode and a second gate structure of the bottom gate electrode in the first groove structure and the second groove structure, respectively, as shown in diagram e in
FIG. 8 . The first gate structure of the bottom gate electrode and the second gate structure of the bottom gate electrode are formed by using an electron beam evaporation coating technique. In actual application, the first gate structure and the second gate structure may alternatively be formed by using another technique. This is not limited in the present invention. - 706. Form a first bottom gate insulation layer and a second bottom gate insulation layer in the first groove structure and the second groove structure, respectively, as shown in diagram f in
FIG. 8 . The first bottom gate insulation layer and the second bottom gate insulation layer are formed by using the electron beam evaporation coating technique. In actual application, the first bottom gate insulation layer and the second bottom gate insulation layer may alternatively be formed by using another technique. This is not limited in the present invention. - 707. Attach a graphene layer, as shown in diagram g in
FIG. 8 . The graphene layer is deposited in situ, so that the graphene layer folds and clings snugly against the first groove structure and the second groove structure that are on the first bottom gate insulation layer and the second bottom gate insulation layer. In this embodiment of the present invention, graphene is evenly and continuously attached onto a surface of the structure, to be in ohmic contact with a metal in the structure. - 708. Form a first top gate insulation layer and a second top gate insulation layer on the graphene layer, as shown in diagram h in
FIG. 8 . The first top gate insulation layer and the second top gate insulation layer are formed by using the electron beam evaporation coating technique. In actual application, the first top gate insulation layer and the second top gate insulation layer may alternatively be formed by using another technique. This is not limited in the present invention. - 709. Form a third gate structure of a top gate electrode and a fourth gate structure of the top gate electrode on the first top gate insulation layer and the second top gate insulation layer, respectively, as shown in diagram i in
FIG. 8 . A specific forming process includes: making a vertical contact hole between the top gate electrode and the bottom gate electrode, so that the top gate electrode and the bottom gate electrode connect with each other. - 710. Corrode the sacrificial layer, as shown in diagram j in
FIG. 8 . By corroding the sacrificial layer, a structure on the sacrificial layer falls off, and a to-be-manufactured field effect transistor is obtained. - A person of ordinary skill in the art may understand that all or some of the steps of the embodiments may be implemented by hardware or a program instructing related hardware. The program may be stored in a computer-readable storage medium. The storage medium may include: a read-only memory, a magnetic disk, or an optical disc.
- The foregoing descriptions are merely examples of embodiments of the present invention, but are not intended to limit the present invention. Any modification, equivalent replacement, and improvement made without departing from the spirit and principle of the present invention shall fall within the protection scope of the present invention.
Claims (13)
- A field effect transistor, wherein the field effect transistor comprises:a substrate layer (101), wherein a first gate structure (1032A) and a second gate structure (1032B) are disposed in a groove in an upper surface of the substrate layer (101);a bottom gate insulation layer (1022) covering the upper surface of the substrate layer (101);a channel layer (106) covering an upper surface of the bottom gate insulation layer (1022);a top gate insulation layer (1021) covering an upper surface of the channel layer (106), whereinthe first source electrode (1041), a second source electrode (1042), and a drain (105) disposed between the first source electrode (1041) and the second source electrode (1042), are disposed on a lower surface of the top gate insulation layer (1021);a third gate structure (1031C) and a fourth gate structure (1031D) are disposed in a groove in an upper surface of the top gate insulation layer (1021);the third gate structure (1031C) is disposed in a first projection region, of the first gate structure (1032A), on the top gate insulation layer (1021), and the first projection region is located between the first source electrode (1041) and the drain (105); andthe fourth gate structure (1031D) is disposed in a second projection region, of the second gate structure 1032B, on the top gate insulation layer (1021), and the second projection region is located between the second source electrode (1042) and the drain (105).
- The field effect transistor according to claim 1, wherein two edges of the first projection region coincide with an edge of the first source electrode (1041) and an edge of the drain (105), respectively, and two edges of the second projection region coincide with an edge of the second source electrode (1042) and an edge of the drain (105), respectively.
- The field effect transistor according to claim 1, wherein an area of the third gate structure (1031C) is less than or equal to an area of the first projection are; and
an area of the fourth gate structure (1031D) is less than or equal to an area of the second projection region. - The field effect transistor according to claim 1, wherein the third gate structure (1031C) and the fourth gate structure (1031D) are parallel to each other; or
the third gate structure (1031C) and the fourth gate structure (1031D) form a door-frame-like communicating structure. - The field effect transistor according to claim 1, wherein the first gate structure (1032A) and the third gate structure (1031C) connect with each other through a contact hole, and the second gate structure (1032B) and the fourth gate structure (1031D) connect with each other through a contact hole.
- The field effect transistor according to claim 1, wherein the channel layer uses one of graphene, molybdenum disulfide, black phosphorus, or another two-dimensional material.
- A field effect transistor, wherein the field effect transistor comprises:a substrate layer (401), wherein a first gate structure (4032A) and a first bottom gate insulation layer (4022A) covering the first gate structure (4032A) are disposed in a first groove in an upper surface of the substrate layer (401), and a second gate structure (4032B) and a second bottom gate insulation layer (4022B) covering the second gate structure (4032B) are disposed in a second groove in the upper surface of the substrate layer (401);a first channel layer (4061) that covers the first bottom gate insulation layer (4022A) and that has a groove shape;a second channel layer (4062) that covers the second bottom gate insulation layer (4022B) and that has a groove shape, whereina first top gate insulation layer (4021C) and a third gate structure (4031C) covering the first top gate insulation layer (4021C) are disposed on a bottom surface of a groove formed by the first channel layer (4061); anda second top gate insulation layer (4021D) and a fourth gate structure (4031D) covering the second top gate insulation layer (4021D) are disposed on a bottom surface of a groove formed by the second channel layer (4062);a source electrode (405) disposed in a groove structure formed by the substrate layer (401), a first outer surface of the first channel layer (4061), and a first outer surface of the second channel layer (4062);a first source electrode (4041) that covers the substrate layer (401) and that is in contact with a second outer surface of the first channel layer (4061); anda first source electrode (4042) that covers the substrate layer (401) and that is in contact with a second outer surface of the second channel layer (4062).
- The field effect transistor according to claim 7, wherein the channel layer uses one of graphene, molybdenum disulfide, black phosphorus, or another two-dimensional material.
- A field effect transistor manufacturing method, wherein the method comprises:providing a substrate layer;forming a bottom gate electrode on the substrate layer, wherein the bottom gate electrode comprises a first gate structure and a second gate structure;forming a bottom gate insulation layer on the bottom gate electrode;attaching a channel layer onto the bottom gate insulation layer;forming a source electrode and a drain on the graphene layer, wherein the source electrode comprises a first source electrode and a second source electrode;forming a top gate insulation layer on the graphene layer, the source electrode, and the drain; andforming a top gate electrode on the top gate insulation layer, wherein the top gate electrode comprises a third gate structure and a fourth gate structure.
- The method according to claim 9, wherein the forming a bottom gate electrode on the substrate layer comprises:forming two groove structures on the substrate layer by using a photolithography technique and an etching technique; andforming the first gate structure of the bottom gate electrode and the second gate structure of the bottom gate electrode in the two groove structures, respectively.
- The method according to claim 9, wherein before the forming a bottom gate insulation layer, the method further comprises:
processing, by using a chemical mechanical polishing method, a surface of the substrate layer on which the bottom gate electrode is formed. - A field effect transistor manufacturing method, wherein the method comprises:providing a substrate layer;preparing, on the substrate layer, a thin film structure required for forming a source electrode and a drain;forming a sacrificial layer on the thin film structure, wherein the sacrificial layer may be dissolved in a specific solution;forming a first groove structure and a second groove structure on the substrate layer, the thin film structure, and the sacrificial layer;forming a first gate structure of a bottom gate electrode and a second gate structure of the bottom gate electrode in the first groove structure and the second groove structure, respectively;forming a first bottom gate insulation layer and a second bottom gate insulation layer in the first groove structure and the second groove structure, respectively;attaching a channel layer;forming a first top gate insulation layer and a second top gate insulation layer on the channel layer;forming a third gate structure of a top gate electrode and a fourth gate structure of the top gate electrode on the first top gate insulation layer and the second top gate insulation layer, respectively; andcorroding the sacrificial layer.
- The method according to claim 12, wherein after the first bottom gate insulation layer and the second bottom gate insulation layer are formed, the attaching a channel layer comprises:
depositing the channel layer in situ, so that the channel layer folds and clings snugly against the first groove structure and the second groove structure that are on the first bottom gate insulation layer and the second bottom gate insulation layer.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2016/077991 WO2017166167A1 (en) | 2016-03-31 | 2016-03-31 | Field effect transistor and manufacturing method therefor |
Publications (3)
Publication Number | Publication Date |
---|---|
EP3410492A1 true EP3410492A1 (en) | 2018-12-05 |
EP3410492A4 EP3410492A4 (en) | 2019-01-23 |
EP3410492B1 EP3410492B1 (en) | 2024-07-31 |
Family
ID=59962431
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP16895948.4A Active EP3410492B1 (en) | 2016-03-31 | 2016-03-31 | Field effect transistor and manufacturing method therefor |
Country Status (5)
Country | Link |
---|---|
US (1) | US10600917B2 (en) |
EP (1) | EP3410492B1 (en) |
CN (1) | CN108463889B (en) |
TW (1) | TWI622173B (en) |
WO (1) | WO2017166167A1 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017166167A1 (en) * | 2016-03-31 | 2017-10-05 | 华为技术有限公司 | Field effect transistor and manufacturing method therefor |
CN109671628A (en) | 2017-10-16 | 2019-04-23 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
US20190206904A1 (en) * | 2017-12-28 | 2019-07-04 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Thin film transistor and method of making the same, and array substrate |
US11183583B2 (en) | 2020-04-25 | 2021-11-23 | International Business Machines Corporation | Vertical transport FET with bottom source and drain extensions |
CN112599555B (en) * | 2020-12-16 | 2024-03-05 | 京东方科技集团股份有限公司 | Piezoelectric thin film device and preparation method thereof |
CN116243565B (en) * | 2023-03-16 | 2024-07-23 | 天津大学 | Carbonaceous insulating layer for electron beam induced photoresist growth, preparation method and application |
CN117199137A (en) * | 2023-09-18 | 2023-12-08 | 先之科半导体科技(东莞)有限公司 | Field effect transistor with pulse power amplifier |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4008133B2 (en) | 1998-12-25 | 2007-11-14 | 株式会社半導体エネルギー研究所 | Semiconductor device |
JP4253826B2 (en) * | 1999-09-07 | 2009-04-15 | カシオ計算機株式会社 | Image reading device |
KR100541047B1 (en) * | 2003-01-20 | 2006-01-11 | 삼성전자주식회사 | Double-gate MOS transistor and method of fabricating the same |
KR100689818B1 (en) * | 2004-11-05 | 2007-03-08 | 삼성전자주식회사 | Method of single crystal semiconductor thin film on insulator and semiconductor device fabricated thereby |
JP4543385B2 (en) * | 2005-03-15 | 2010-09-15 | 日本電気株式会社 | Manufacturing method of liquid crystal display device |
KR100711000B1 (en) * | 2005-11-28 | 2007-04-24 | 동부일렉트로닉스 주식회사 | Mos transistor equipped with double gate and the manufacturing method thereof |
US7700995B2 (en) * | 2006-01-12 | 2010-04-20 | Sharp Kabushiki Kaisha | Semiconductor device and display device |
US20110266543A1 (en) * | 2007-08-09 | 2011-11-03 | Hiroyuki Moriwaki | Circuit board and display device |
KR101718961B1 (en) * | 2010-11-05 | 2017-03-23 | 삼성전자주식회사 | Semiconductor device comprising Graphene and method of manufacturing the same |
US9076873B2 (en) * | 2011-01-07 | 2015-07-07 | International Business Machines Corporation | Graphene devices with local dual gates |
US8530886B2 (en) * | 2011-03-18 | 2013-09-10 | International Business Machines Corporation | Nitride gate dielectric for graphene MOSFET |
KR101813173B1 (en) * | 2011-03-30 | 2017-12-29 | 삼성전자주식회사 | Semiconductor device, method of manufacturing the same and electronic device including semiconductor device |
KR101920713B1 (en) * | 2011-12-23 | 2018-11-22 | 삼성전자주식회사 | Graphene device and method of manufacturing the same |
CN103308584A (en) * | 2012-03-08 | 2013-09-18 | 中国科学院微电子研究所 | Field effect transistor gas sensor and method of manufacturing the same |
CN102683193B (en) * | 2012-03-30 | 2014-07-23 | 京东方科技集团股份有限公司 | Manufacturing method of transistor, transistor, array substrate and display device |
KR101910976B1 (en) * | 2012-07-16 | 2018-10-23 | 삼성전자주식회사 | Field effect transistor using graphene |
CN103077968A (en) * | 2013-01-04 | 2013-05-01 | 南京邮电大学 | Graphene nanoribbon field-effect tube (GNRFET) with asymmetric HALO-lightly-doped drain (HALO-LDD) structure |
CN103208524B (en) | 2013-04-25 | 2016-06-29 | 西安电子科技大学 | A kind of transistor of multilamellar double grid graphene field effect and preparation method thereof |
EP2887398B1 (en) | 2013-12-18 | 2017-09-13 | Imec | A bilayer graphene tunneling field effect transistor |
CN104638010B (en) * | 2015-01-21 | 2018-06-05 | 中山大学 | A kind of GaN normally-off MISFET devices laterally turned on and preparation method thereof |
WO2017166167A1 (en) * | 2016-03-31 | 2017-10-05 | 华为技术有限公司 | Field effect transistor and manufacturing method therefor |
-
2016
- 2016-03-31 WO PCT/CN2016/077991 patent/WO2017166167A1/en active Application Filing
- 2016-03-31 CN CN201680059335.8A patent/CN108463889B/en active Active
- 2016-03-31 EP EP16895948.4A patent/EP3410492B1/en active Active
-
2017
- 2017-01-25 TW TW106102942A patent/TWI622173B/en active
-
2018
- 2018-08-31 US US16/119,415 patent/US10600917B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
TWI622173B (en) | 2018-04-21 |
CN108463889B (en) | 2020-11-06 |
TW201737488A (en) | 2017-10-16 |
EP3410492B1 (en) | 2024-07-31 |
US10600917B2 (en) | 2020-03-24 |
CN108463889A (en) | 2018-08-28 |
EP3410492A4 (en) | 2019-01-23 |
US20190019897A1 (en) | 2019-01-17 |
WO2017166167A1 (en) | 2017-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10600917B2 (en) | Field effect transistor and manufacturing method thereof | |
JP6246849B2 (en) | Semiconductor device having field plate | |
JP5716445B2 (en) | Vertical field effect transistor, manufacturing method thereof, and electronic apparatus | |
CN102891171B (en) | Nitride semiconductor device and manufacture method thereof | |
JP2015195288A (en) | Semiconductor device and semiconductor device manufacturing method | |
US9711613B2 (en) | Stacked graphene field-effect transistor | |
TWI543368B (en) | Isolation structure in gallium nitride devices and integrated circuits | |
US8609474B2 (en) | Method of manufacturing semiconductor device | |
WO2024198851A1 (en) | Gallium-nitride-based device and preparation method therefor | |
KR102043082B1 (en) | Array substrate, display panel and display device having same, and manufacturing method thereof | |
TWI521641B (en) | Method to fabricate self-aligned isolation in gallium nitride devices and integrated circuits | |
US11094792B2 (en) | Manufacturing method of split gate structure and split gate structure | |
US20110186842A1 (en) | Thin film transistor and method of manufacturing the same | |
JPH06302825A (en) | Semiconductor device | |
JP2012178435A (en) | Vertical field effect transistor, manufacturing method of the same and electronic apparatus | |
US20230118661A1 (en) | Space-free vertical field effect transistor including active layer having vertically grown crystal grains | |
WO2020062275A1 (en) | Gated diode and chip | |
JP2012094726A (en) | Field-effect transistor and method of manufacturing the same | |
CN112703608A (en) | IGZO thin film transistor, preparation method and display panel | |
KR20180058168A (en) | semiconductor device and method for manufacturing the same | |
JPH038344A (en) | Manufacture of semiconductor device | |
JPS58102565A (en) | Semiconductor device | |
CN105575802A (en) | Manufacturing method of low-parasitic parameter aluminum gallium nitride compound/gallium nitride high-mobility transistor | |
TW201539726A (en) | Display array substrate and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20180829 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20190104 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 29/778 20060101ALI20181220BHEP Ipc: H01L 29/786 20060101ALN20181220BHEP Ipc: H01L 27/088 20060101ALI20181220BHEP Ipc: H01L 29/10 20060101ALI20181220BHEP Ipc: H01L 29/06 20060101ALI20181220BHEP Ipc: H01L 21/8234 20060101ALI20181220BHEP Ipc: H01L 29/423 20060101ALI20181220BHEP Ipc: H01L 29/772 20060101AFI20181220BHEP Ipc: H01L 29/66 20060101ALI20181220BHEP Ipc: H01L 29/78 20060101ALI20181220BHEP Ipc: H01L 29/16 20060101ALI20181220BHEP |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20210518 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R079 Ref document number: 602016088700 Country of ref document: DE Free format text: PREVIOUS MAIN CLASS: H01L0029772000 Ipc: H01L0021336000 Ref country code: DE Ref legal event code: R079 Free format text: PREVIOUS MAIN CLASS: H01L0029772000 Ipc: H01L0021336000 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 29/786 20060101ALN20240229BHEP Ipc: H01L 29/24 20060101ALI20240229BHEP Ipc: H01L 29/16 20060101ALI20240229BHEP Ipc: H01L 27/088 20060101ALI20240229BHEP Ipc: H01L 29/778 20060101ALI20240229BHEP Ipc: H01L 21/8234 20060101ALI20240229BHEP Ipc: H01L 29/78 20060101ALI20240229BHEP Ipc: H01L 29/06 20060101ALI20240229BHEP Ipc: H01L 29/10 20060101ALI20240229BHEP Ipc: H01L 29/772 20060101ALI20240229BHEP Ipc: H01L 29/417 20060101ALI20240229BHEP Ipc: H01L 29/423 20060101ALI20240229BHEP Ipc: H01L 29/66 20060101ALI20240229BHEP Ipc: H01L 21/336 20060101AFI20240229BHEP |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 29/786 20060101ALN20240305BHEP Ipc: H01L 29/24 20060101ALI20240305BHEP Ipc: H01L 29/16 20060101ALI20240305BHEP Ipc: H01L 27/088 20060101ALI20240305BHEP Ipc: H01L 29/778 20060101ALI20240305BHEP Ipc: H01L 21/8234 20060101ALI20240305BHEP Ipc: H01L 29/78 20060101ALI20240305BHEP Ipc: H01L 29/06 20060101ALI20240305BHEP Ipc: H01L 29/10 20060101ALI20240305BHEP Ipc: H01L 29/772 20060101ALI20240305BHEP Ipc: H01L 29/417 20060101ALI20240305BHEP Ipc: H01L 29/423 20060101ALI20240305BHEP Ipc: H01L 29/66 20060101ALI20240305BHEP Ipc: H01L 21/336 20060101AFI20240305BHEP |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 29/786 20060101ALN20240313BHEP Ipc: H01L 29/24 20060101ALI20240313BHEP Ipc: H01L 29/16 20060101ALI20240313BHEP Ipc: H01L 27/088 20060101ALI20240313BHEP Ipc: H01L 29/778 20060101ALI20240313BHEP Ipc: H01L 21/8234 20060101ALI20240313BHEP Ipc: H01L 29/78 20060101ALI20240313BHEP Ipc: H01L 29/06 20060101ALI20240313BHEP Ipc: H01L 29/10 20060101ALI20240313BHEP Ipc: H01L 29/772 20060101ALI20240313BHEP Ipc: H01L 29/417 20060101ALI20240313BHEP Ipc: H01L 29/423 20060101ALI20240313BHEP Ipc: H01L 29/66 20060101ALI20240313BHEP Ipc: H01L 21/336 20060101AFI20240313BHEP |
|
INTG | Intention to grant announced |
Effective date: 20240325 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 29/66 20060101ALI20240315BHEP Ipc: H01L 21/336 20060101AFI20240315BHEP Ipc: H01L 29/786 20060101ALN20240315BHEP Ipc: H01L 29/24 20060101ALI20240315BHEP Ipc: H01L 29/16 20060101ALI20240315BHEP Ipc: H01L 27/088 20060101ALI20240315BHEP Ipc: H01L 29/778 20060101ALI20240315BHEP Ipc: H01L 21/8234 20060101ALI20240315BHEP Ipc: H01L 29/78 20060101ALI20240315BHEP Ipc: H01L 29/06 20060101ALI20240315BHEP Ipc: H01L 29/10 20060101ALI20240315BHEP Ipc: H01L 29/772 20060101ALI20240315BHEP Ipc: H01L 29/417 20060101ALI20240315BHEP Ipc: H01L 29/423 20060101ALI20240315BHEP |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20240514 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602016088700 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |