EP3308276A1 - Method for the realistic assessment of function run times in pil simulation - Google Patents
Method for the realistic assessment of function run times in pil simulationInfo
- Publication number
- EP3308276A1 EP3308276A1 EP16732488.8A EP16732488A EP3308276A1 EP 3308276 A1 EP3308276 A1 EP 3308276A1 EP 16732488 A EP16732488 A EP 16732488A EP 3308276 A1 EP3308276 A1 EP 3308276A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- function
- control program
- cache
- development model
- target processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000004088 simulation Methods 0.000 title claims abstract description 25
- 238000000034 method Methods 0.000 title claims abstract description 21
- 238000011161 development Methods 0.000 claims abstract description 53
- 238000005259 measurement Methods 0.000 claims abstract description 42
- 230000006870 function Effects 0.000 claims description 123
- 238000011156 evaluation Methods 0.000 claims description 4
- 238000012935 Averaging Methods 0.000 claims description 2
- 238000012360 testing method Methods 0.000 description 10
- 238000004364 calculation method Methods 0.000 description 7
- 230000008569 process Effects 0.000 description 4
- 238000004458 analytical method Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 238000012937 correction Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000012544 monitoring process Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000013506 data mapping Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 230000008014 freezing Effects 0.000 description 1
- 238000007710 freezing Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 230000035484 reaction time Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000010257 thawing Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3013—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system is an embedded system, i.e. a combination of hardware and software dedicated to perform a certain function in mobile devices, printers, automotive or aircraft systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3409—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment
- G06F11/3419—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment by assessing time
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3457—Performance evaluation by simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/805—Real-time
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/885—Monitoring specific for caches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/20—Design optimisation, verification or simulation
Definitions
- the invention relates to the measurement and determination of runtimes of functions in a processor-in-the-loop (PIL) simulation.
- PIL processor-in-the-loop
- Control programs and the hardware, in particular of the processor used has become an integral part of development processes. It involves testing the combination of control program and hardware at various stages of development
- control programs For the development of the control programs, z.
- software code for control devices in the automotive industry model-based development tools are increasingly being used, such as for functional development or the construction or (simulative) testing (of parts) of a software architecture or an overall control program from software components for one or more control devices.
- model-based development tools are increasingly being used, such as for functional development or the construction or (simulative) testing (of parts) of a software architecture or an overall control program from software components for one or more control devices. Examples of development environments for the
- Abstraction layer as a specification at the level of textual software code such as C code.
- this allows a better overview of the functionality of the control program, on the other hand, such models can be recycled better because they have a more general character due to the higher level of abstraction and are not yet defined in a concrete way of implementation and / or programming. Further advantages of using model-based development tools result from the fact that the functionality of the models is already at a high level
- Abstraction level can be tested, i. the model can be run in so-called "model-in-the-loop" (MIL) tests and checked for errors in its functionality.
- MIL model-in-the-loop
- code for a control program can be automatically generated on the basis of a model by a code generator. For example, this is C code on one
- ECU processor may expire or about VHDL code for an FPGA or ASIC.
- the generated code can then be tested in a next test stage.
- Software code testing is also referred to as software-in-the-loop (SIL).
- SIL software-in-the-loop
- the code can also be executed on an external target processor. In this case one speaks of one
- processor-in-the-loop simulation which now also considers processor-specific properties and / or limitations, such as target compiler and processor clock rate.
- instrumented program code As
- the instrumented code is not fully optimized, but contains z.
- Such information that the software developer obtains by recording data during test runs is referred to as "profiling or tracing information.” This profiling information can be transferred to a connected PC where it is available for analysis and evaluation purposes.
- Processor needed time to execute a control program Specifically, an estimate for the 'worst case' scenario, ie the longest runtime, can be essential, in particular, for control units which control safety-relevant routines in real time, such as antilock braking system or airbag in a car, in order to obtain a guaranteed response or reaction time.
- the execution times of control programs depend significantly on memory access times. Modern processors that require fast data processing are therefore equipped with so-called caches. Caches are latches in or near the processor core which allow the most recently processed data and instructions to be buffered from main memory (RAM / Flash / ROM), thus allowing for rapid reuse, eg, repeated execution of identical pieces of code in a loop.
- a timer is started for each task and it is stopped each time the priority level is changed, and it is not run until the task resumes in the original priority level.
- Simulations as they are the subject of the present application, run i.d.R. not in real time.
- Task change does not occur. Furthermore, the simulated functionality of a model is often much smaller than the application on a later used control unit (since it is here i.d.R components / unit tests) and the entire program code thus u.U. fits in the cache.
- "worst case” runtimes are determined by static analysis (without simulation), but these usually deliver excessive runtimes because they can not detect dependencies between different (external) input variables.
- the object of the present invention is an improved method for estimating run times of individual functions of a control program executed on one
- the object is achieved by a method for determining a transit time, which is required by a function of a control program for a control unit in a real-time system, executed on a target processor in a processor-in-the-loop (PIL).
- PIL processor-in-the-loop
- Simulation the method comprising:
- Target processor according to the graphic development model, wherein the
- Control program includes the function that the functionality of the selected
- the method is characterized in that a first transit time measurement point associated with the beginning and a second transit time measurement point associated with the end of the function in the control program is inserted into the control program and immediately before the first runtime measurement point of the cache used for execution of the function of the target processor is set in a predetermined state. It further comprises the steps of: executing the control program on the target processor; wherein at the first and second transit time measurement points, runtime values are measured from which the transit time is determined.
- control unit is a functional unit of a control unit, so that both an entire control unit or a single component of a control unit are included.
- Control unit are represented in the graphic development model by means of function blocks in a block diagram and / or by function symbols (graphically or textually) in a list or tree view.
- the graphical development model may be a development model for functional development. Or about one
- a development model for building and / or testing a software architecture wherein software components, i. Software code for certain functionalities or
- function blocks or symbols can represent complex functionality of an imaged control routine or be assigned in the form of program routines or software components.
- the function blocks or function icons represent a subsystem of the mapped control unit. Such subsystems become
- Control program realized. Function blocks or function symbols can also be represented or assigned subordinate functions within a functionality of the control unit, which are implemented as subfunctions in the executable control program.
- the automatically generated (total) control program is created taking into account the properties of the respective target processor.
- the invention is based on the finding that during the travel time determination of a function in the context of PIL simulations in the model-based development, cache effects occur, as occur in real-time systems, ie also in the later ECU application.
- the invention is applicable to any forms of model-based ECU development models, whether configured as block diagrams, list or tree structures.
- An advantage of the present invention is that the runtime of any function within a controller program can be determined for different, arbitrary cache states in the PIL simulation and thus at an early stage of the development effects that are to be expected in the later real-time system, can be considered. Thus, the simulation of cache effects already in the development stage of
- Modeling can be integrated to simulate and measure their impact on the execution time on any functions within a ECU program code in a PIL simulation.
- the user of the present invention thus does not have to manipulate executable program code by himself, but can already create the runtime measurement at the model level.
- neither additional trace / debug hardware needs to be purchased and tethered, nor is the processor cache loaded by the necessary metering program code, which would otherwise corrupt the measurements or runtimes of the ECU program code to be measured, as compared to the run without measuring program code.
- the function is one
- Subfunction which is executed within a main function. While known systems can measure only the entire duration of a complete program run, it is possible with the present invention to determine a realistic runtime even for individual sub-functions. Especially for low-priority sub-functions, in later real-time systems reloading the cache after interruption can cause significant runtime changes. A specific analysis down to
- the predetermined state maps a partially loaded cache.
- a partially loaded cache is called if one function, ie all to execute the Function relevant instructions / data, some of which must be reloaded into the cache, which leads to a delay of the runtime.
- the predetermined state maps an empty cache. This situation corresponds to the worst case scenario, which occurs when a function has to be completely loaded into the used cache.
- memory space outside the cache is assigned to the values to be measured at the transit time measurement points. This ensures that the transit time measurement is not falsified by saving the values.
- the partially loaded cache is statistically averaged over multiple
- Simulation runs are mapped, whereby the cache is completely emptied only in a subset of the simulation runs before calling the function.
- the partially loaded cache is mapped by inserting additional measurement code within the function to be measured.
- additional cache load is obtained, which can lead to propagation delays depending on the capacity of the cache used.
- a further aspect of the present invention is an apparatus for creating and executing a processor-in-the-loop (PIL) simulation for determining a propagation time, which is a function of a control program for a control unit in a
- Real-time system is needed while running on a target processor in the PIL simulation, the device being means of creating or loading a graphical user interface
- development model of the control unit in a development environment wherein the graphical development model depicts functionality of the control unit by means of function blocks and / or function symbols includes. Furthermore, the device has means for selecting at least one function block or symbol within the graphic development model, in particular means for selecting via a graphical
- control program for executing on the target processor according to the graphical development model, the control program comprising the function that the
- the device comprises transmission means for transmitting the generated
- Control programs to the target processor means for executing the control program on the target processor, and is characterized in that the code generator is formed, a first transit time measurement point associated with the beginning and a second
- Runtime measurement points in the execution of the control program measured values.
- the user of the device can thus already pretend at the model level cache states for the execution of the control program and perform analyzes on realistic maturity or configure without having to manually manipulate generated control program code, which not only requires sufficient programming skills, but also the risk of incorrect interventions, as well a lack of reproducibility holds.
- the device has means for evaluating the transit time measurements, in particular for graphical evaluation, wherein the means for evaluating the transit time measurement points are designed to annotate the function blocks or symbols in the original graphical development model with the evaluated transit time values of the corresponding functions.
- the means for evaluating the transit time measurement points are designed to annotate the function blocks or symbols in the original graphical development model with the evaluated transit time values of the corresponding functions.
- Control program code and the function block or icon in the graphical model can be formed, the representation of
- FIG. 1 shows a model component of a control unit in a graphical manner
- Figure 2 shows pseudocode as it could be generated by the code generator based on the graphical model, including inserted run time measurement function calls. Detailed description
- FIG. 1 shows, by way of example, a graphic model of a control unit subsystem, which controls a specific functionality of a control unit, in a graphical model environment.
- the input signals 1, which may originate from different sensors, are fed into the function block 2, a control logic, and the function block 3, a signal correction unit.
- the control logic 2 processes the input signals 1 and forwards the processed signals as input signals to the function block 3, a signal correction unit. This process all input signals and gives them to the function block 4, one
- Calculation unit continue.
- the calculation unit 4 also receives input signals from the control logic 2. As the last unit in the illustrated subsystem of the
- ECU model receives the function block 5, a calculation unit, the
- the individual units can be selected via a graphical user interface and connected to one another with the aid of input means such as a mouse / touchpad or a keyboard.
- the model developer can use a large number of predefined function blocks or define their own function blocks by defining input and output data as well as the functionality of a function block or an entire subsystem.
- automatically executable program code which is optimized for the processors used in the later application, can then be generated from the defined graphical models.
- Generated program code according to the exemplary model described above would consist of a main function for the control logic in which the subfunctions for the signal correction unit 3 as well as the calculation units 4 and 5 would be called.
- model developer wishes to analyze the runtimes of individual model units, he can select them, for example, via a graphical user interface or a command line API.
- code generation for the corresponding model, for later application of the generated and compiled program code on one
- the program code is instrumentalized with transit time measurement points. These runtime measurement points are associated with the beginning and end of the corresponding call of the function associated with the selected one
- FIG. 2 shows exemplary program code which maps the structure of the example model with transit time measurement points immediately before and after the function calls.
- the measurement results are not stored in the cache used to execute the program code. This can be done either by freezing and thawing the cache by special processor instruction, or the measurement time calls are linked as a function to non-cached memory if the processor does not provide the freeze / thaw functionality.
- a cache-neutral runtime of any model unit can be determined.
- This "naked" runtime thus depicts a 'best case' scenario in which the function has already been completely loaded into the cache and the runtime only maps the computation time
- a possible implementation could be via logging macros, which advantageously use preprocessor substitutions (preprocessor-defines) are implemented, which are automatically deleted when exporting the final program code to the controller, in particular by redefining as an empty instruction or by textual removal from the source code.
- the user can set the function block or function icon in the model that before calling the corresponding
- Subprograms of the cache should be emptied. This can e.g. by generating another macro in the code immediately before the function call which clears or invalidates the cache.
- the runtime determined in this way reflects the worst case scenario in which the instructions and data belonging to a function must be completely reloaded for each (simulation) step.
- the user can also specify a percentage cache load on the function block or function icon in the model. It can also be randomly applied during the simulation and thus clear / invalidate the cache before some (sub) function calls (e.g., cache is invalidated only every other pass). By averaging over several PIL simulation runs, the user receives such a
- Such a gradual cache load could also be simulated by additional measurement code within a (sub) function, eg inserted at the beginning of a long loop. Furthermore, it is possible to differentiate between instruction and data cache in the above applications, ie to invalidate / load both or only one or none in order to obtain the most realistic estimate possible for the later runtime performance.
- the present invention with its associated with the function to be measured transit time points makes it possible to illustrate not only the execution times as such but also the respective time at which a subfunction was calculated within the main function and which other subfunctions in a
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Debugging And Monitoring (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP15171801.2A EP3104278A1 (en) | 2015-06-12 | 2015-06-12 | Method for the realistic estimation of function runtimes in pil simulation |
PCT/EP2016/063114 WO2016198503A1 (en) | 2015-06-12 | 2016-06-09 | Method for the realistic assessment of function run times in pil simulation |
Publications (1)
Publication Number | Publication Date |
---|---|
EP3308276A1 true EP3308276A1 (en) | 2018-04-18 |
Family
ID=53483689
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP15171801.2A Withdrawn EP3104278A1 (en) | 2015-06-12 | 2015-06-12 | Method for the realistic estimation of function runtimes in pil simulation |
EP16732488.8A Withdrawn EP3308276A1 (en) | 2015-06-12 | 2016-06-09 | Method for the realistic assessment of function run times in pil simulation |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP15171801.2A Withdrawn EP3104278A1 (en) | 2015-06-12 | 2015-06-12 | Method for the realistic estimation of function runtimes in pil simulation |
Country Status (3)
Country | Link |
---|---|
US (1) | US20180157571A1 (en) |
EP (2) | EP3104278A1 (en) |
WO (1) | WO2016198503A1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102016211386A1 (en) * | 2016-06-14 | 2017-12-14 | Robert Bosch Gmbh | Method for operating a computing unit |
CN107678955B (en) * | 2017-09-22 | 2021-02-23 | 苏州浪潮智能科技有限公司 | Method, device and equipment for calculating time delay of functional interface and storage medium |
CN110457196B (en) * | 2019-08-16 | 2023-10-24 | 腾讯科技(深圳)有限公司 | Method and device for acquiring function execution time |
CA3210145A1 (en) * | 2021-03-19 | 2022-09-22 | Zachary Nathan Fister | Security device computation matching |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6088525A (en) * | 1997-06-19 | 2000-07-11 | Hewlett-Packard Company | Loop profiling by instrumentation |
EP0992905A3 (en) * | 1998-10-06 | 2002-11-27 | Texas Instruments Inc. | Cache miss benchmarking |
GB2366643B (en) * | 2000-05-25 | 2002-05-01 | Siroyan Ltd | Methods of compressing instructions for processors |
DE10034459A1 (en) | 2000-07-15 | 2002-01-24 | Bosch Gmbh Robert | Method and device for measuring the runtime of a task in a real-time system |
DE102010009994A1 (en) * | 2010-03-02 | 2011-09-08 | Dspace Digital Signal Processing And Control Engineering Gmbh | Method for optimizing a control program for actuators |
US8856767B2 (en) * | 2011-04-29 | 2014-10-07 | Yahoo! Inc. | System and method for analyzing dynamic performance of complex applications |
US9182958B2 (en) * | 2013-09-03 | 2015-11-10 | Atmel Corporation | Software code profiling |
US9652213B2 (en) * | 2014-10-23 | 2017-05-16 | National Instruments Corporation | Global optimization and verification of cyber-physical systems using floating point math functionality on a system with heterogeneous hardware components |
-
2015
- 2015-06-12 EP EP15171801.2A patent/EP3104278A1/en not_active Withdrawn
-
2016
- 2016-06-09 EP EP16732488.8A patent/EP3308276A1/en not_active Withdrawn
- 2016-06-09 WO PCT/EP2016/063114 patent/WO2016198503A1/en active Application Filing
- 2016-06-09 US US15/735,487 patent/US20180157571A1/en not_active Abandoned
Non-Patent Citations (1)
Title |
---|
ANONYMOUS: "Simulink - Dynamic System Simulation for MATLAB", 1 January 1997 (1997-01-01), XP055507400, Retrieved from the Internet <URL:http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.195.6342&rep=rep1&type=pdf> [retrieved on 20180917] * |
Also Published As
Publication number | Publication date |
---|---|
EP3104278A1 (en) | 2016-12-14 |
WO2016198503A1 (en) | 2016-12-15 |
US20180157571A1 (en) | 2018-06-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2016198503A1 (en) | Method for the realistic assessment of function run times in pil simulation | |
EP2706421B1 (en) | Method for the computer-controlled generation of at least a portion of an executable control program | |
EP2897011B1 (en) | Method and simulation assembly for the simulation of an automated industrial plant | |
EP3001313A1 (en) | Methods for simulating an application program of an electronic control device on a computer | |
EP2442248A1 (en) | Coupling method for non-iterative co-simulation | |
DE102014102551A1 (en) | Machine and method for evaluating failed software programs | |
DE102006041444B4 (en) | Circuit arrangement and method for detecting an execution time of a command in a computer system | |
DE112015007179T5 (en) | Information processing apparatus, information processing method and information processing program | |
EP3306295B1 (en) | Method and device for testing electronic controls, in particular for testing of automobile control systems | |
DE102017213510A1 (en) | Method and apparatus for generating a machine learning system, and virtual sensor device | |
DE112013006981T5 (en) | Control system test equipment | |
DE202016008563U1 (en) | Configuration system for configuring a test device set up to test a controller | |
EP2592504B1 (en) | Method for estimating resource consumption in the generation of a control device program code | |
DE102020102996A1 (en) | Process for an integrated design for the modeling, simulation and testing of a real-time architecture within a model-based system and software development | |
EP2759939A1 (en) | Method for manipulating a memory operation of a control device program on a virtual or real storage device | |
DE102010014720A1 (en) | Method for verifying code of target program used for software for automotive electronics for engine, involves comparing output test variables corresponding to each program section of target program and program code | |
EP3001318A1 (en) | Determining signals for readback from FPGA | |
DE102019219730A1 (en) | Method and device for model-based analysis | |
DE102021133786A1 (en) | Configuration of a SIL simulation of an ECU running on a computer | |
DE102019216684B4 (en) | Method for timing analysis of application software for an embedded system, device for data processing, computer program and computer-readable data carrier | |
EP2634700A1 (en) | Method and development environment for monitoring a running program | |
EP4198722A1 (en) | Configuration of an sil simulation of a controller running on a computer | |
EP3388944A1 (en) | Method for error detection within an operating system | |
EP2386952A1 (en) | Method and development environment for monitoring a running program | |
DE102023202024A1 (en) | Procedure for checking the integrity of a compute node |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20180112 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20180927 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G06F 11/30 20060101AFI20200602BHEP Ipc: G06F 30/20 20200101ALI20200602BHEP Ipc: G06F 11/34 20060101ALI20200602BHEP |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20200728 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20201208 |