EP2552001B1 - Discharge circuit for the capacitor of an ac-input filter and method for operating it - Google Patents
Discharge circuit for the capacitor of an ac-input filter and method for operating it Download PDFInfo
- Publication number
- EP2552001B1 EP2552001B1 EP12177865.8A EP12177865A EP2552001B1 EP 2552001 B1 EP2552001 B1 EP 2552001B1 EP 12177865 A EP12177865 A EP 12177865A EP 2552001 B1 EP2552001 B1 EP 2552001B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- terminal
- input terminal
- coupled
- signal
- output terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 title claims description 111
- 238000000034 method Methods 0.000 title claims description 18
- 230000004044 response Effects 0.000 claims description 45
- 238000001514 detection method Methods 0.000 claims description 35
- 238000007599 discharging Methods 0.000 claims description 9
- 230000003111 delayed effect Effects 0.000 claims 2
- 230000007704 transition Effects 0.000 description 16
- 230000000737 periodic effect Effects 0.000 description 10
- 230000001939 inductive effect Effects 0.000 description 7
- 230000007423 decrease Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000000977 initiatory effect Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 230000000630 rising effect Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000003044 adaptive effect Effects 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 238000010200 validation analysis Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/36—Means for starting or stopping converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/12—Arrangements for reducing harmonics from ac input or output
- H02M1/126—Arrangements for reducing harmonics from ac input or output using passive filters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/32—Means for protecting converters other than automatic disconnection
- H02M1/322—Means for rapidly discharging a capacitor of the converter for protecting electrical components or for preventing electrical shock
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
- H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
- H02M7/06—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes without control electrode or semiconductor devices without control electrode
Definitions
- the present invention relates, in general, to electronics and, more particularly, to methods of forming semiconductor devices and structure.
- current carrying electrode means an element of a device that carries current through the device such as a source or a drain of an MOS transistor or an emitter or a collector of a bipolar transistor or a cathode or anode of a diode
- a control electrode means an element of the device that controls current flow through the device such as a gate of an MOS transistor or a base of a bipolar transistor.
- a logic zero voltage level (V L ) is also referred to as a logic low voltage and that the voltage level of a logic zero voltage is a function of the power supply voltage and the type of logic family.
- CMOS Complementary Metal Oxide Semiconductor
- a logic zero voltage may be thirty percent of the power supply voltage level.
- TTL Transistor-Transistor Logic
- a logic zero voltage level may be about 0.8 volts, whereas for a five volt CMOS system, the logic zero voltage level may be about 1.5 volts.
- a logic one voltage level (V H ) is also referred to as a logic high voltage level and, like the logic zero voltage level, the logic high voltage level also may be a function of the power supply and the type of logic family. For example, in a CMOS system a logic one voltage may be about seventy percent of the power supply voltage level. In a five volt TTL system a logic one voltage may be about 2.4 volts, whereas for a five volt CMOS system, the logic one voltage may be about 3.5 volts.
- the present invention provides a converter having a discharge circuit that may be integrated with a startup circuit and a method for discharging input filter capacitors in response to the converter being disconnected from the mains.
- the voltages on each AC input terminal of the converter are OR'ed using a diode for each input terminal.
- the voltage on input terminals 12 and 14 are OR'edusing diodes 44 and 46 shown in FIG. 1 .
- the discharge circuit detects the removal of the AC line voltage by detecting high-to-low voltage transitions and low-to-high voltage transitions at the input terminal of the discharge circuit.
- An input terminal of the discharge circuit is connected to the OR'ing diodes.
- the discharge circuit includes a timer that is reset on each high-to-low and each low-to-high transition of the input signal to the timer. If transitions are not detected before the timer expires, the supply capacitor is discharged to the lower supply threshold using a constant current source, a switch, or a silicon controlled rectifier (SCR). In response to reaching the lower supply threshold, the discharge circuit discharges the input filter capacitors and transfers the charge stored in the input filter capacitors to the supply capacitor.
- SCR silicon controlled rectifier
- FIG. 1 is a circuit schematic of a converter 10.
- Converter 10 is comprised of alternating current (AC) input terminals 12 and 14 coupled to output terminals 16 and 18 through an inductive filter 20 and a bridge rectifier 22.
- Inductive filter 20 has input terminals 20A and 20B and output terminals 20C and 20D, where AC input terminals 12 and 14 are connected to input terminals 20A and 20B, respectively.
- Bridge rectifier 22 is comprised of diodes 24, 26, 28, and 30.
- the cathode of diode 24 is connected to the anode of diode 26 to form a bridge terminal 22A
- the cathode of diode 26 is connected to the cathode of diode 28 to form a bridge terminal 22B
- the anode of diode 28 is connected to the cathode of diode 30 to form a bridge terminal 22C
- the anode of diode 30 is connected to the anode of diode 24 to form a bridge terminal 22D.
- Bridge terminal 22A is connected to output terminal 20C of inductive filter 20 and bridge terminal 22C is connected to output terminal 20D of inductive filter 20.
- Bridge terminal 22B is connected to output terminal 16 and bridge terminal 22D is connected to output terminal 18. It should be noted that input terminal 20A of inductive filter 20 may serve as AC input terminal 12, input terminal 20B of inductive filter 20 may serve as AC input terminal 14, bridge terminal 22B may serve as output terminal 16, and bridge terminal 22D may serve as output terminal 18.
- a filter capacitor 32 is coupled between input terminals 12 and 14 and a filter capacitor 34 is coupled between output terminals 20C and 20D, wherein a terminal of capacitor 34 is connected to terminals 20C and 22A to form a node 40 and the other terminal of capacitor 34 is connected to terminals 20D and 22C to form a node 42.
- Filter capacitors 32 and 34 may be referred to as capacitive filters or X2 capacitors.
- An output capacitor 36 is coupled between output terminals 16 and 18.
- a diode 44 is connected to node 40 and a diode 46 is connected to node 42. More particularly, the anode of diode 44 is connected to node 40, the anode of diode 46 is connected to node 42, and the cathodes of diodes 44 and 46 are commonly connected together to form a node 47.
- An impedance element 48 has a terminal connected to the commonly connected cathodes of diodes 44 and 46, i.e., to node 47, and a terminal connected to an input terminal 80A of a discharge circuit 80.
- impedance element 48 is a resistor.
- Discharge circuit 80 has an input terminal 80A and output terminals 80B and 80C.
- a supply capacitor 52 is coupled between output terminal 80B and a source of operating potential Vss.
- Supply capacitor 52 stores charge for operation of discharge circuit 80.
- Output terminal 80C may be coupled for receiving source of operating potential Vss.
- operating potential Vss is ground potential.
- discharge circuit 80 senses the AC line signal, e.g., the voltage across nodes 40 and 42, through diodes 44 and 46 and impedance element 48.
- a signal at input terminal 80A is defined as an AC signal if it periodically decreases below a predetermined threshold voltage and periodically increases above the predetermined threshold voltage.
- a discharge phase begins.
- the AC line signal may be detected in response to the input signal crossing the predetermined threshold voltage in a positive or a negative direction, i.e., crossing through the predetermined threshold voltage in a direction of increasing voltage or a direction of decreasing voltage.
- the AC line signal is detected in response to crossing through the predetermined threshold voltage from a low voltage level to a higher voltage level.
- capacitors 32 and 34 are discharged through diodes 44 and 46, impedance 48, and discharge circuit 80.
- the charge from capacitor 32, capacitor 34, or both capacitors 32 and 34 that is discharged by discharge circuit 80 may be used to supply a voltage to external circuitry that may be coupled to output terminal 80B.
- FIG. 2 is a timing diagram 60 illustrating voltage plots 60A, 60B, 60C, 60D, 60E, and a current plot 60F during operation of, for example, converter 10 in accordance with an embodiment of the present invention.
- a periodic AC signal is generated at input terminal 80A of discharge circuit 80.
- Diodes 44 and 46 and resistor 48 sense the presence of the AC signal at input terminals 12 and 14. More particularly, diodes 44 and 46 cooperate to create the periodic AC signal at their cathodes.
- Resistor 48 is an optional circuit element that spreads the power loss between itself and discharge circuit 80.
- discharge circuit 80 operates such that a high impedance state appears at input terminal 80A.
- discharge circuit 80 in response to the signal at input terminal 80A transitioning through a predetermined level V PRE , discharge circuit 80 operates such that the high impedance state appears at input terminal 80A.
- the predetermined value V PRE is about 20 volts.
- This voltage level may differ in accordance with the voltage level of the mains or can be adaptive.
- discharge circuit 80 discharges capacitors 32 and 34 (shown in FIG. 1 ) until the DC voltage at input terminal 80A is less than a voltage that maintains discharge circuit 80 in an on state.
- the DC voltage level is about 5 volts.
- connection state voltage signal V CON is at a logic high voltage level at time to indicating that an AC signal is connected to input terminals 12 and 14. It should be noted that connection signal V CON is included for the sake of understanding the operation of discharge circuit 80 and may not be present or included in a circuit implementation.
- Plot 60B illustrates that at time to the capacitor voltage signal V XCAP across nodes 40 and 42, is a portion of a periodic voltage signal that is rising or increasing and plot 60D illustrates the rectified (or OR'ed) AC voltage V CAT at the cathodes of diodes 44 and 46.
- Plot 60E illustrates that at time to the capacitor voltage signal V C52 across capacitor 52 increases because capacitor 52 is being charged by circuitry (not shown) attached to output terminal 80B.
- Plot 60C illustrates the voltage waveform at terminal 80A, which is similar to that at the cathodes of diodes 44 and 46 between times to and t 1 .
- Plot 60F indicates the absence of a discharge current I DIS at time t 0 , i.e., the discharge current at time t 0 is substantially equal to zero amperes.
- connection state voltage V CON shown in plot 60A transitions to a logic low voltage level and capacitor voltage V XCAP becomes a substantially constant voltage having a magnitude that is very large, e.g., about 350 volts, and a function of the voltage on the mains and when the removal of the AC signal occurred.
- the AC voltage signal may oscillate between voltage levels of +350 volts and -350 volts.
- Plot 60B illustrates the removal of the AC signal when the voltage V XCAP is about -350 volts.
- Capacitor voltage V C52 remains at a substantially constant value V DIS .
- cathode voltage V CAT becomes a substantially constant value having a magnitude of about +350 volts.
- cathode voltage V CAT arises from a rectified voltage signal.
- discharge circuit 80 is in a high impedance state, discharge current I DIS is substantially zero amperes, and cathode voltage V CAT appears at input terminal 80A.
- discharge circuit 80 senses or monitors the voltage at input terminal 80A, which is indicative of the voltage across nodes 40 and 42, i.e., voltage V XCAP . More particularly, the voltage signal at input terminal 80A serves as a sense signal for the voltage across nodes 40 and 42 and thus at input terminals 12 and 14. Discharge circuit 80 monitors this voltage for a predetermined period of time such as, for example, 50 milliseconds.
- discharge circuit 80 In response to the voltage signal at input terminal 80A remaining substantially constant for the predetermined period of time, discharge circuit 80 generates a discharge current I DIS at time t 2 , which begins to discharge capacitors 32 and 34 and decrease cathode voltage V CAT at node 47. In addition, discharge circuit 80 generates a current that pulls input terminal 80A to a lower voltage level such as, for example, a voltage level substantially equal to Vss plus the drain-to-source voltages of two transistors. Capacitor 52 supplies power to the system, which discharges capacitor 52 and decreases voltage V C52 . Embodiments of discharge circuit 80 are further described with reference to FIGs. 6 and 7 .
- an AC signal is applied to input terminals 12 and 14 by, for example, connecting input terminals 12 and 14 to an AC signal source such as, for example, the mains.
- Connection state indicator signal V CON transitions to a logic high voltage level indicating that an AC signal is coupled to input terminals 12 and 14.
- Coupling input terminals 12 and 14 to an AC signal source generates a periodic signal across nodes 40 and 42 as indicated by capacitor voltage signal V XCAP .
- discharge circuit 80 continues generating a discharge current I DIS at time t 3 because the voltage drop across resistor 48 lowers the voltage at input terminal 80A and therefore a signal transition at input terminal 80A cannot be detected (shown in plot 60C). After a predetermined period of time such as, for example, 100 milliseconds discharge circuit 80 stops discharging and monitors the voltage level at terminal 80A.
- discharge circuit 80 stops discharging.
- discharge current I DIS becomes substantially zero amperes.
- Capacitor 52 is charged by circuitry (not shown) coupled to terminal 80B and voltage V C52 increases.
- connection state voltage V CON shown in plot 60A transitions to a logic low voltage level and capacitor voltage V XCAP becomes a substantially constant voltage having a magnitude that is very large, e.g., about 350 volts, and a function of the voltage on the mains and when the removal of the AC signal occurred.
- the AC voltage signal may oscillate between voltage levels of +350 volts and -350 volts.
- Plot 60B illustrates the removal of the AC signal when the voltage V XCAP is about 350 volts.
- Capacitor voltage V C52 remains at a substantially constant value V DIS .
- cathode voltage V CAT becomes a substantially constant value having a magnitude of about +350 volts.
- cathode voltage V CAT arises from a rectified voltage signal.
- discharge circuit 80 is in a high impedance state, discharge current I DIS is substantially zero amperes, and cathode voltage V CAT appears at input terminal 80A.
- discharge circuit 80 senses or monitors the voltage at input terminal 80A, which is indicative of the voltage across nodes 40 and 42, i.e., voltage V XCAP . More particularly, the voltage signal at input terminal 80A serves as a sense signal for the voltage across nodes 40 and 42 and thus at input terminals 12 and 14. Discharge circuit 80 monitors this voltage for a predetermined period of time such as, for example, 100 milliseconds.
- discharge circuit 80 In response to the voltage signal at input terminal 80A remaining substantially constant for the predetermined period of time, discharge circuit 80 generates a discharge current I DIS at time t 6 , which begins to discharge capacitors 32 and 34 and decrease cathode voltage V CAT at node 47. Capacitor 52 supplies power to the system, which discharges capacitor 52 and decreases voltage V C52 . It should be noted that the voltage at input terminal 80A at time t 6 may be greater than or less than the predetermined reference voltage V PRE for a time greater than the predetermined delay time, i.e., the voltage at input terminal 80A does not transition through voltage V PRE during the time period from times t 5 - t 6 . In addition, discharge circuit 80 generates a voltage that pulls input terminal 80A to a lower voltage level such as, for example, a voltage level substantially equal to Vss plus the drain-to-source voltages of two transistors.
- discharge circuit 80 In response to the predetermined time period elapsing at time t 7 , discharge circuit 80 terminates the discharge process and waits for another discharge signal. Thus, discharge current I DIS becomes substantially zero amperes. If discharge circuit 80 does not sense a reset signal during a predetermined period of time, e.g., 100 milliseconds, discharge circuit 80 institutes another discharge cycle at time t 8 . It should be noted that voltages V CON , V XCAP , V C52 , V CAT , and the voltage at input terminal 80 remain at substantially constant levels between time periods t 7 and t 8 where the voltage levels are typically different from each other. This sequence is repeated until capacitors 40 and 42 are discharged, either completely or to an acceptable level.
- FIG. 3 is a timing diagram 62 illustrating voltage plots 62A, 62B, 62C, 62D, 62E, and a current plot 62F during operation of, for example, converter 10 in accordance with another embodiment of the present invention.
- a periodic AC signal is generated at input terminal 80A of discharge circuit 80.
- Diodes 44 and 46 and resistor 48 sense the presence of an AC signal at input terminals 12 and 14. More particularly, diodes 44 and 46 cooperate to create the periodic AC signal at their cathodes.
- Resistor 48 is an optional circuit element that spreads the power loss between itself and discharge circuit 80.
- discharge circuit 80 In response to the AC signal at input terminal 80A, discharge circuit 80 operates such that a high impedance state appears at input terminal 80A. Thus, in response to the signal at input terminal 80A transitioning through a predetermined level V PRE , discharge circuit 80 operates such that the high impedance state appears at input terminal 80A.
- V PRE is about 20 volts. This voltage level may differ in accordance with the voltage level of the mains or can be adaptive.
- discharge circuit 80 discharges capacitors 32 and 34 (shown in FIG. 1 ) until the DC voltage at input terminal 80A is less than a voltage that maintains discharge circuit 80 in an on state. By way of example, the DC voltage level is about 5 volts.
- connection state voltage signal V CON is at a logic high voltage level at time to indicating that an AC signal is connected to input terminals 12 and 14.
- connection signal V CON is included for the sake of understanding the operation of discharge circuit 80 and may not be present or included in a circuit implementation.
- Plot 62B illustrates that at time to the capacitor voltage signal V XCAP across nodes 40 and 42, is a portion of a periodic voltage signal that is rising or increasing and plot 62D illustrates the rectified (or OR'ed) AC voltage V CAT at the cathodes of diodes 44 and 46.
- Plot 62E illustrates that at time to the capacitor voltage signal V C52 across capacitor 52 increases because capacitor 52 is being charged by circuitry (not shown) attached to output terminal 80B.
- Plot 62C illustrates the voltage waveform at terminal 80A, which is similar to that at the cathodes of diodes 44 and 46 between times to and t 1 .
- Plot 62F indicates the absence of a discharge current I DIS at time t 0 , i.e. the discharge current at time t 0 is substantially equal to zero amperes.
- connection state voltage V CON shown in plot 62A transitions to a logic low voltage level and capacitor voltage V XCAP becomes a substantially constant voltage having a magnitude that is very large, e.g., about 350 volts, and a function of the voltage on the mains and when the removal of the AC signal occurred.
- the AC voltage signal may oscillate between voltage levels of +350 volts and -350 volts.
- Plot 62B illustrates the removal of the AC signal when the voltage V XCAP is about -350 volts.
- Capacitor voltage V C52 remains at a substantially constant value V DIS .
- cathode voltage V CAT becomes a substantially constant value having a magnitude of about +350 volts.
- cathode voltage V CAT arises from a rectified voltage signal.
- discharge circuit 80 is in a high impedance state, discharge current I DIS is substantially zero amperes, and cathode voltage V CAT appears at input terminal 80A.
- discharge circuit 80 senses or monitors the voltage at input terminal 80A, which is indicative of the voltage across nodes 40 and 42, i.e., voltage V XCAP . More particularly, the voltage signal at input terminal 80A serves as a sense signal for the voltage across nodes 40 and 42 and thus at input terminals 12 and 14. Discharge circuit 80 monitors this voltage for a predetermined period of time such as, for example, 100 milliseconds.
- an internal timer of discharge circuit 80 validates that the AC signal has been removed from input terminals 12 and 14.
- discharge circuit 80 discharges capacitor 52 to its minimum voltage level, which causes discharge circuit 80 to generate a discharge current I DIS at time t 3 .
- Discharge current I DIS transfers the energy from capacitors 32 and 34 to capacitor 52 and charges capacitor 52 to a level that causes discharge circuit 80 to turn off discharge current I DIS at time t 4 .
- discharge circuit 80 discharges capacitor 52 to its minimum voltage level, which causes discharge circuit 80 to generate a discharge current I DIS at time t 5 .
- Discharge current I DIS transfers the energy from capacitors 32 and 34 to capacitor 52 and charges capacitor 52 to a level that causes discharge circuit 80 to turn off discharge current I DIS at time t 6 . This process continues until the AC signal is reapplied at time t 7 or capacitors 32 and 34 are completely discharged. In accordance with the example illustrated in FIG. 3 , the AC signal is reapplied at time t 7 .
- an AC signal is applied to input terminals 12 and 14 by, for example, connecting input terminals 12 and 14 to an AC signal source such as, for example, the mains.
- Connection state indicator signal V CON transitions to a logic high voltage level indicating that an AC signal is coupled to input terminals 12 and 14.
- Coupling input terminals 12 and 14 to an AC signal source generates a periodic signal across nodes 40 and 42 as indicated by capacitor voltage signal V XCAP , the voltage signal at terminal 80A, and cathode voltage V CAT .
- discharge circuit 80 continues generating a discharge current I DIS at time t 7 until capacitor 52 is charged up.
- connection state voltage V CON shown in plot 62A transitions to a logic low voltage level and capacitor voltage V XCAP becomes a substantially constant voltage having a magnitude that is very large, e.g., about 350 volts, and a function of the voltage on the mains and when the removal of the AC signal occurred.
- the AC voltage signal may oscillate between voltage levels of +350 volts and -350 volts.
- Plot 62B illustrates the removal of the AC signal when the voltage V XCAP is about 350 volts.
- Capacitor voltage V C52 remains at a substantially constant value V DIS .
- cathode voltage V CAT becomes a substantially constant value having a magnitude of about +350 volts.
- cathode voltage V CAT arises from a rectified voltage signal.
- discharge circuit 80 is in a high impedance state, discharge current I DIS is substantially zero amperes, and cathode voltage V CAT appears at input terminal 80A.
- discharge circuit 80 senses or monitors the voltage at input terminal 80A, which is indicative of the voltage across nodes 40 and 42, i.e., voltage V XCAP . More particularly, the voltage signal at input terminal 80A serves as a sense signal for the voltage across nodes 40 and 42 and thus at input terminals 12 and 14. Discharge circuit 80 monitors this voltage for a predetermined period of time such as, for example, 100 milliseconds.
- an internal timer of discharge circuit 80 validates that the AC signal has been removed from input terminals 12 and 14.
- discharge circuit 80 discharges capacitor 52, which causes discharge circuit 80 to generate a discharge current I DIS at time t 11 .
- Discharge current I DIS transfers the energy from capacitors 32 and 34 to capacitor 52 and charges capacitor 52 to a level that causes discharge circuit 80 to turn off discharge current I DIS at time t 12 .
- discharge circuit 80 discharges capacitor 52 to its minimum voltage level, which causes discharge circuit 80 to generate a discharge current I DIS at time t 13 .
- Discharge current I DIS transfers the energy from capacitors 32 and 34 to capacitor 52 and charges capacitor 52 to a level that causes discharge circuit 80 to turn off discharge current I DIS at time t 14 . This process continues until capacitors 32 and 34 are completely discharged. It should be noted that because voltage signal V C52 and discharge current I DIS oscillate over the time period from time t 11 to time t 24 , voltage V XCAP , the voltage at input terminal 80A, and voltage V CAT decrease over the period from time t 11 to time t 24 until capacitors 32 and 34 are discharged or discharged to a predetermine voltage.
- FIG. 4 is a circuit schematic of a converter 110 in accordance with the embodiment of the present invention.
- Converter 110 is similar to converter 10 except that optional resistor 48 is absent.
- the operation of converter 80 is similar to that of converter 10. As mentioned above, resistor 48 spreads the power dissipation between itself and discharge circuit 80.
- FIG. 5 is a circuit schematic of a converter 150.
- 150 is similar to converter 10 except that the cathodes of diodes 44 and 46 are not commonly connected together to form node 47. Rather, the cathode of diode 44 is coupled to discharge circuit 80 through impedance element 48 and the cathode of diode 46 is coupled to discharge circuit 80 1 through an impedance element 48 1 .
- a discharge current I DIS1 flows through impedance element 48 1 .
- Discharge circuits 80 and 80 1 may have the same configuration as each other and impedance elements 48 and 48 1 may have the same configuration or values as each other.
- the operation of converter 150 is similar to that of converter 10. Impedance elements 48 and 48 1 spread the power dissipation between themselves and discharge circuits 80 and 80 1 , respectively.
- FIG. 6 is a circuit schematic of discharge circuit 80 in accordance with an embodiment of the present invention. What is shown in FIG. 6 is a signal detection circuit 82 connected to an input terminal 86A of an OR gate 86 and a signal detection circuit 84 connected to an input terminal 86B of OR gate 86. Signal detection circuits 82 and 84 may be referred to as signal detection stages or detection stages and OR gate 86 may be referred to as a logic circuit, a gating element, or a gating circuit. Discharge circuit 80 may include a current control element 88 connected to a current control element 87. By way of example, current control element 87 is a current source and current control element 88 is a switch.
- Current source 87 has a control terminal 87A and current carrying terminals 87B and 87C, wherein control terminal 87A is connected to the output terminal of OR gate 86 and current carrying terminal 87B is connected to input terminal 80A of signal detection circuit 82.
- Switch 88 has a control terminal 88A commonly connected to an output terminal 82C of signal detection circuit 82 and to input terminal 86A of OR gate 86, a current carrying terminal 88B connected to current carrying terminal 87C of current source 87, and a current carrying terminal 88C coupled for receiving source of operating potential Vss.
- Current carrying terminal 87C of current source 87 and the current carrying terminal 88B of switch 88 are connected to an input terminal 84A of signal detection circuit 84 through a diode 89.
- switch 88 is a transistor having a gate terminal that serves as the control terminal, a drain terminal that serves as current carrying terminal 88B, and a source terminal that serves as current carrying terminal 88C.
- current control elements 87 and 88 may be switches or current control elements 87 and 88 may be current sources, or current control element 87 may be a switch and current control element 88 may be a current source.
- Signal detection circuit 82 includes an AC detector 90 having an input terminal 90A that may serve as or may be coupled to input terminal 80A, an input terminal 90B coupled for receiving a reference potential V REF1 , and an output terminal 90C.
- AC detector 90 may be comprised of a comparator 92 connected to a filter 94.
- comparator 92 has a noninverting input terminal that may serve as or be connected to input terminal 90A, an inverting input terminal that may serve as or be connected to input terminal 90B, and an output terminal 92A.
- Filter 94 has an input terminal and an output terminal, wherein the input terminal is connected to output terminal 92A of comparator 92 and the output terminal may be connected to or serve as output terminal 90C.
- Signal detection circuit 82 further includes a latch 100 coupled to AC detector 90 through timers 96 and 98. More particularly, timer 96 has input terminals 96A and 96B and output terminals 96C and 96D and timer 98 has an input terminal and an output terminal. Input terminal 96B is connected to output terminal 90C and input terminal 96A is connected to a reset input terminal of latch 100. Output terminal 96C is connected to a set input terminal of latch 100 and output terminal 96D is connected to the input terminal of timer 98. The output terminal of timer 98 is commonly connected to the reset input terminal of latch 100 and to input terminal 96A of timer 96. The output terminal of latch 100 may serve as or be connected to output terminal 82C. As discussed above, output terminal 82C is commonly connected to input terminal 86A of OR gate 86 and to control terminal 88A of a switch 88.
- signal detection circuit 84 is comprised of a hysteresis comparator 85 having an inverting input terminal that may serve as or be connected to input terminals 80B or 84A, a noninverting input terminal that may be coupled for receiving reference voltage V REF2 , and an output terminal connected to input terminal 86B of OR gate 86.
- AC detector 90 senses or detects whether an AC signal is present at input terminal 80A.
- diodes 44 and 46 cooperate to create a periodic AC signal at their cathodes, and a periodic AC signal is generated at input terminal 80A of discharge circuit 80.
- resistor 48 is an optional circuit element that spreads the power loss between itself and discharge circuit 80.
- discharge circuit 80 is configured to operate in a high impedance state such that a high impedance appears at input terminal 80A.
- a voltage that is substantially a DC voltage appears at input terminal 80A and is compared to reference voltage V REF1 by comparator 92.
- reference voltage V REF1 is about 20 volts.
- discharge circuit 80 discharges capacitors 32 and 34 (shown in FIG. 1 ) until the DC voltage at input terminal 80A is less than a voltage that maintains current source 87 and switch 88 in an on state.
- the DC voltage level is about 5 volts.
- discharge circuit 80 In response to a voltage at input terminal 80A being below this voltage level, discharge circuit 80 operates in an idle mode, wherein current source 87 is nonconducting and switch 88 is open. Idle mode operation indicates that capacitors 32 and 34 are sufficiently discharged so that the voltage across these capacitors is below a safe level given by safety guidelines such as, for example, IEC 60950 Safety guidelines for information technology equipment.
- AC detector 90 In response to the voltage at input terminal 80A crossing reference voltage V REF1 , AC detector 90 generates a filtered leading edge of a logic high voltage at output terminal 90C, which is transmitted to input terminal 96B and enables timer 96. If AC detector 90 does not detect a transition before the time on timer 96 expires, timer 96 generates a logic high voltage at output terminal 96C and a logic high voltage at output terminal 96D. The logic high voltage at output terminal 96C is transmitted to the set input terminal of latch 100 and the logic high voltage at output terminal 96D is transmitted to an input terminal of timer 98.
- the logic high voltage at the set input terminal causes latch 100 to generate a logic high voltage at output terminal 82C causing OR gate 86 to generate a logic high voltage signal at its output terminal which activates current source 87.
- the logic high voltage signal at output terminal 82C appears at the control terminal of switch 88 causing it to close.
- switch 88 is a transistor
- transistor 88 is on and conducting current I DIS and its drain voltage is close to the voltage of source of operating potential Vss.
- Input terminal 80B is coupled from the drain terminal of transistor 88 through diode 89, for inhibiting discharge of capacitor 52 (shown in FIG. 1 ).
- timer 98 In response to a leading edge of the logic high voltage at its input terminal, timer 98 generates a logic high voltage at its output terminal after a predetermined period of time. The logic high voltage is transmitted to the reset input terminal of latch 100 and input terminal 96A of timer 96. In response to a leading edge of the logic high voltage at input terminal 96A and the reset input terminal, discharge circuit 80 initiates another detect phase.
- switch 88 Because switch 88 is closed and conducting current, most of discharge current I DIS flows through switch 88 rather than towards input terminal 80B and through a circuit element such as, for example, capacitor 52 (shown in FIG. 1 ). It should be noted that in embodiments in which switch 88 is a transistor that is on, the voltage at input terminal 84A is decoupled from terminals 87B and 88B by diode 89 and capacitor 52 supplies power to the system. If the voltage at input terminal 84A is less than reference voltage V REF2 , a logic high voltage appears at the output terminal of comparator 85 and at input terminal 86B of OR gate 86.
- V REF2 reference voltage
- OR gate 86 In response to the logic high voltage at input terminal 86B, OR gate 86 generates a logic high voltage at its output terminal which maintains current source 87 on and conducting current independently of the state of signal detection circuit 82. Diode 89 serves to block a discharge path from supply capacitor 52 (shown in FIG. 1 ) through switch 88.
- FIG. 7 is a circuit schematic of a discharge circuit 81 in accordance with another embodiment of the present invention.
- Discharge circuit 81 is similar to discharge circuit 80 except that diode 89 and timer 98 are absent and OR gate 86 has been replaced by an AND gate 186 having input terminals 186A and 186B, where input terminal 186B is an inverting input terminal.
- Discharge circuit 81 may replace discharge circuit 80 in converter 10, discharge circuit 80 in converter 110, or discharge circuits 80 and 80 1 in converter 150.
- Timer 96 is included to validate whether the input voltage at terminals 12 and 14 is an AC voltage or a DC voltage. Timer 96 is enabled on each transition and reset on the following transition.
- timer 96 If AC detector 90 does not detect a transition before the time of timer 96 expires, timer 96 generates a logic high voltage signal at output terminal 96C, which is transmitted to the set input terminal of latch 100.
- the logic high voltage at the set input terminal causes latch 100 to generate a logic high voltage at output terminal 82C which is transmitted to AND gate 186.
- signal detection circuit 84 Because the voltage at input terminal 80B is greater than reference voltage V REF2 , signal detection circuit 84 generates a logic low voltage level which is transmitted to input terminal 186B.
- AND gate 186 In response to the logic high voltage level at input terminal 186A and the logic low voltage level at input terminal 186B, AND gate 186 generates a logic high voltage level at its output terminal which activates or turns on switch 88.
- the logic low output voltage from signal detector 84 turns off current source 87.
- Activating switch 88 discharges supply capacitor 52 to the lower supply threshold voltage given by reference voltage V REF2 and the hysteresis of hysteresis comparator 85.
- a logic high voltage appears at the output terminal of hysteresis comparator 85 and at input terminal 186B.
- the logic high voltage at input terminal 186B is transmitted to the inverting input terminal of AND gate 186 which generates a logic low voltage signal at its output terminal deactivating switch 88.
- the logic high voltage at input terminal 186B turns on current source 87, which discharges input filter capacitors 32 and 34.
- the charge on input filter capacitors 32 and 34 is transferred to supply capacitor 52 and charges it to the upper supply voltage, given by reference voltage V REF2 and the hysteresis of hysteresis comparator 85.
- V REF2 reference voltage
- a logic low voltage appears at the output terminal of comparator 85 and at input terminal 186B.
- the logic low voltage level at input terminal 186B deactivates current source 87 and is transmitted to the inverting input terminal of AND gate 186 causing AND gate 186 to generate a logic high voltage level at its output terminal, which activates switch 88 so that discharge circuit 80 can initiate another discharge phase.
- FIG. 8 is a block diagram of a power supply 200 in accordance with another embodiment of the present invention.
- Power supply 200 includes a filter circuit or filter stage 202 coupled to discharge circuit 80 through diodes 44 and 46 and impedance element 48. More particularly, the anodes of diodes 44 and 46 are connected to corresponding output terminals of filter circuit 202 and the cathodes of diodes 44 and 46 are commonly connected together to form node 47.
- discharge circuit 80 is coupled to the cathodes of diodes 44 and 46 through resistor 48.
- a capacitor 52 is coupled to output terminal 80B of discharge circuit 80.
- Filter circuit 202 may be comprised of inductive filter 20, capacitors 32 and 34 and diode bridge 22 shown in FIG. 1 .
- filter circuit 202 may be comprised of capacitor 34, wherein nodes 40 and 42 serve as input terminals such as, for example input terminals 12 and 14, respectively.
- the discharge circuit may be integrated with a startup circuit to provide high voltage startup and input filter capacitor functions using a single terminal. Although the discharge circuit may be integrated with the startup circuit, it does not interfere with the system restart time. In accordance with various embodiments, the discharge circuit transfers charge from input filter capacitors 32 and 34 to one or more supply capacitors such as capacitor 52. It should be noted that embodiments may not include a direct path between the high voltage input terminal and ground.
- a discharge circuit includes a signal detection circuit 82 and a capacitor charging circuit 84.
- the signal detection circuit detects or senses whether an AC signal or a DC signal is present on the input terminals of the converter. If an AC signal is present, the input filter capacitors are not discharged and if a DC signal is present the input filter capacitors may need to be discharged.
- the capacitor charging circuit 84 controls charging of one or more supply capacitors. In response to the voltage at input terminal 80B being less than a predetermined reference voltage, the capacitor charging circuit 84 generates a signal capable of turning on current source 87 to a supply capacitor connected to input terminal 80B. In response to the voltage at input terminal 80B being greater than the predetermined reference voltage, charging circuit 84 generates a signal used for disabling current source 87.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Rectifiers (AREA)
- Networks Using Active Elements (AREA)
- Electronic Switches (AREA)
Description
- The present invention relates, in general, to electronics and, more particularly, to methods of forming semiconductor devices and structure.
- In the past, the electronics industry used switching mode power supplies to provide regulated power to electronic devices used in communications systems, aviation systems, telecommunications systems, consumer electronics, etc. A technique for providing regulated power is described in
U.S. Patent Application Publication No. 2008/0246459 filed by Thomas M . Ingman and published on October 9, 2008. An area of concern in these applications is power consumption in the switching mode power supplies. Techniques for lowering power consumption have been described inU.S. Patent Application Publication No. 2010/0309694 A1 filed by Wei-Hsuan Huang et al. and in Application Note AN-48, Rev. C, titled "CAPZero-Family Design Considerations," published by Power Integrations in September 2010. Although the techniques included in these disclosures may lower the power consumption, they may not be suitable for meeting the discharge requirements of the X capacitors such as those specified in, for example, the IEC 60950 Safety guidelines for information technology equipment.US2011/176341 A1 (Huang Wei-Hsuan ) andUS2011/122668 A1 (Lo Cheng-Yi ) provide illustrations of prior arrangements but without means of cost effective discharge of X capacitors. - Accordingly, it would be advantageous to have a method and structure for discharging the X capacitors. In addition, it is desirable for the method and structure to be cost and time efficient to implement.
- Accordingly, there is provided in a first aspect, a power supply according to independent claims 1 and 5.
- In another aspect there is provided a method for operating a power supply according to independent claim 6.
- The present invention will be better understood from a reading of the following detailed description, taken in conjunction with the accompanying drawing figures, in which like reference characters designate like elements and in which:
-
FIG. 1 is a circuit schematic of a converter in accordance with an embodiment of the present invention; -
FIG. 2 is a timing diagram for the converter ofFIG. 1 in accordance with an embodiment of the present invention; -
FIG. 3 is a timing diagram for the converter ofFIG. 1 in accordance with another embodiment of the present invention; -
FIG. 4 is circuit schematic of a converter in accordance with another embodiment of the present invention; -
FIG. 5 is circuit schematic of a converter in accordance with another embodiment of the present invention; -
FIG. 6 is circuit schematic of a discharge circuit in accordance with another embodiment of the present invention; -
FIG. 7 is circuit schematic of a discharge circuit in accordance with another embodiment of the present invention; and -
FIG. 8 is circuit schematic of a converter in accordance with another embodiment of the present invention. - For simplicity and clarity of illustration, elements in the figures are not necessarily to scale, and the same reference characters in different figures denote the same elements. Additionally, descriptions and details of well-known steps and elements are omitted for simplicity of the description. As used herein current carrying electrode means an element of a device that carries current through the device such as a source or a drain of an MOS transistor or an emitter or a collector of a bipolar transistor or a cathode or anode of a diode, and a control electrode means an element of the device that controls current flow through the device such as a gate of an MOS transistor or a base of a bipolar transistor. Although the devices are explained herein as certain N-channel or P-channel devices, or certain N-type or P-type doped regions, a person of ordinary skill in the art will appreciate that complementary devices are also possible in accordance with embodiments of the present invention. It will be appreciated by those skilled in the art that the words during, while, and when as used herein are not exact terms that mean an action takes place instantly upon an initiating action but that there may be some small but reasonable delay, such as a propagation delay, between the reaction that is initiated by the initial action and the initial action. The use of the words approximately, about, or substantially means that a value of an element has a parameter that is expected to be very close to a stated value or position. However, as is well known in the art there are always minor variances that prevent the values or positions from being exactly as stated. It is well established in the art that variances of up to about ten per cent (10%) (and up to twenty per cent (20%) for semiconductor doping concentrations) are regarded as reasonable variances from the ideal goal of exactly as described.
- It should be noted that a logic zero voltage level (VL) is also referred to as a logic low voltage and that the voltage level of a logic zero voltage is a function of the power supply voltage and the type of logic family. For example, in a Complementary Metal Oxide Semiconductor (CMOS) logic family a logic zero voltage may be thirty percent of the power supply voltage level. In a five volt Transistor-Transistor Logic (TTL) system a logic zero voltage level may be about 0.8 volts, whereas for a five volt CMOS system, the logic zero voltage level may be about 1.5 volts. A logic one voltage level (VH) is also referred to as a logic high voltage level and, like the logic zero voltage level, the logic high voltage level also may be a function of the power supply and the type of logic family. For example, in a CMOS system a logic one voltage may be about seventy percent of the power supply voltage level. In a five volt TTL system a logic one voltage may be about 2.4 volts, whereas for a five volt CMOS system, the logic one voltage may be about 3.5 volts.
- Generally the present invention provides a converter having a discharge circuit that may be integrated with a startup circuit and a method for discharging input filter capacitors in response to the converter being disconnected from the mains. In accordance with an embodiment, the voltages on each AC input terminal of the converter are OR'ed using a diode for each input terminal. For example, the voltage on
input terminals diodes FIG. 1 . The discharge circuit detects the removal of the AC line voltage by detecting high-to-low voltage transitions and low-to-high voltage transitions at the input terminal of the discharge circuit. An input terminal of the discharge circuit is connected to the OR'ing diodes. The discharge circuit includes a timer that is reset on each high-to-low and each low-to-high transition of the input signal to the timer. If transitions are not detected before the timer expires, the supply capacitor is discharged to the lower supply threshold using a constant current source, a switch, or a silicon controlled rectifier (SCR). In response to reaching the lower supply threshold, the discharge circuit discharges the input filter capacitors and transfers the charge stored in the input filter capacitors to the supply capacitor. Embodiments described herein are suitable for meeting X2 capacitor discharge requirements in response to the mains being disconnected from the converter, e.g., discharging to a suitable voltage in less than one second. -
FIG. 1 is a circuit schematic of aconverter 10.Converter 10 is comprised of alternating current (AC)input terminals output terminals inductive filter 20 and abridge rectifier 22.Inductive filter 20 hasinput terminals output terminals AC input terminals input terminals Bridge rectifier 22 is comprised ofdiodes diode 24 is connected to the anode of diode 26 to form a bridge terminal 22A, the cathode of diode 26 is connected to the cathode ofdiode 28 to form abridge terminal 22B, the anode ofdiode 28 is connected to the cathode ofdiode 30 to form abridge terminal 22C, and the anode ofdiode 30 is connected to the anode ofdiode 24 to form abridge terminal 22D. Bridge terminal 22A is connected tooutput terminal 20C ofinductive filter 20 andbridge terminal 22C is connected tooutput terminal 20D ofinductive filter 20.Bridge terminal 22B is connected tooutput terminal 16 andbridge terminal 22D is connected tooutput terminal 18. It should be noted thatinput terminal 20A ofinductive filter 20 may serve asAC input terminal 12,input terminal 20B ofinductive filter 20 may serve asAC input terminal 14,bridge terminal 22B may serve asoutput terminal 16, andbridge terminal 22D may serve asoutput terminal 18. - A
filter capacitor 32 is coupled betweeninput terminals filter capacitor 34 is coupled betweenoutput terminals capacitor 34 is connected toterminals 20C and 22A to form anode 40 and the other terminal ofcapacitor 34 is connected toterminals node 42.Filter capacitors output capacitor 36 is coupled betweenoutput terminals - A
diode 44 is connected tonode 40 and adiode 46 is connected tonode 42. More particularly, the anode ofdiode 44 is connected tonode 40, the anode ofdiode 46 is connected tonode 42, and the cathodes ofdiodes node 47. Animpedance element 48 has a terminal connected to the commonly connected cathodes ofdiodes node 47, and a terminal connected to aninput terminal 80A of adischarge circuit 80. By way of example,impedance element 48 is a resistor. -
Discharge circuit 80 has aninput terminal 80A andoutput terminals supply capacitor 52 is coupled betweenoutput terminal 80B and a source of operating potential Vss.Supply capacitor 52 stores charge for operation ofdischarge circuit 80.Output terminal 80C may be coupled for receiving source of operating potential Vss. By way of example, operating potential Vss is ground potential. - In operation,
discharge circuit 80 senses the AC line signal, e.g., the voltage acrossnodes diodes impedance element 48. It should be noted that a signal atinput terminal 80A is defined as an AC signal if it periodically decreases below a predetermined threshold voltage and periodically increases above the predetermined threshold voltage. In response to the voltage atinput terminal 80A being greater or less than the predetermined threshold voltage for a predetermined amount of time, a discharge phase begins. It should be further noted that the AC line signal may be detected in response to the input signal crossing the predetermined threshold voltage in a positive or a negative direction, i.e., crossing through the predetermined threshold voltage in a direction of increasing voltage or a direction of decreasing voltage. By way of example, the AC line signal is detected in response to crossing through the predetermined threshold voltage from a low voltage level to a higher voltage level. During the discharge phase,capacitors diodes impedance 48, anddischarge circuit 80. The charge fromcapacitor 32,capacitor 34, or bothcapacitors discharge circuit 80 may be used to supply a voltage to external circuitry that may be coupled tooutput terminal 80B. -
FIG. 2 is a timing diagram 60 illustrating voltage plots 60A, 60B, 60C, 60D, 60E, and acurrent plot 60F during operation of, for example,converter 10 in accordance with an embodiment of the present invention. In response to an AC signal received acrossinput terminals input terminal 80A ofdischarge circuit 80.Diodes resistor 48 sense the presence of the AC signal atinput terminals diodes Resistor 48 is an optional circuit element that spreads the power loss between itself and dischargecircuit 80. In response to the AC signal atinput terminal 80A,discharge circuit 80 operates such that a high impedance state appears atinput terminal 80A. Thus, in response to the signal atinput terminal 80A transitioning through a predetermined level VPRE,discharge circuit 80 operates such that the high impedance state appears atinput terminal 80A. By way of example the predetermined value VPRE is about 20 volts. This voltage level may differ in accordance with the voltage level of the mains or can be adaptive. In response to the absence of an AC signal atinput terminal 80A,discharge circuit 80discharges capacitors 32 and 34 (shown inFIG. 1 ) until the DC voltage atinput terminal 80A is less than a voltage that maintainsdischarge circuit 80 in an on state. By way of example, the DC voltage level is about 5 volts. - Still referring to
FIG. 2 , at time t0, the socket is plugged in, i.e., an AC signal is connected to inputterminals plot 60A, connection state voltage signal VCON is at a logic high voltage level at time to indicating that an AC signal is connected to inputterminals discharge circuit 80 and may not be present or included in a circuit implementation.Plot 60B illustrates that at time to the capacitor voltage signal VXCAP acrossnodes plot 60D illustrates the rectified (or OR'ed) AC voltage VCAT at the cathodes ofdiodes diodes nodes Plot 60E illustrates that at time to the capacitor voltage signal VC52 acrosscapacitor 52 increases becausecapacitor 52 is being charged by circuitry (not shown) attached tooutput terminal 80B.Plot 60C illustrates the voltage waveform atterminal 80A, which is similar to that at the cathodes ofdiodes Plot 60F indicates the absence of a discharge current IDIS at time t0, i.e., the discharge current at time t0 is substantially equal to zero amperes. - At time t1, the AC signal is removed from
input terminals input terminals plot 60A transitions to a logic low voltage level and capacitor voltage VXCAP becomes a substantially constant voltage having a magnitude that is very large, e.g., about 350 volts, and a function of the voltage on the mains and when the removal of the AC signal occurred. For instance, the AC voltage signal may oscillate between voltage levels of +350 volts and -350 volts.Plot 60B illustrates the removal of the AC signal when the voltage VXCAP is about -350 volts. Capacitor voltage VC52 remains at a substantially constant value VDIS. - In addition, at time t1 cathode voltage VCAT becomes a substantially constant value having a magnitude of about +350 volts. As discussed above and unlike capacitor voltage VXCAP, cathode voltage VCAT arises from a rectified voltage signal. At time t1,
discharge circuit 80 is in a high impedance state, discharge current IDIS is substantially zero amperes, and cathode voltage VCAT appears atinput terminal 80A. Thus,discharge circuit 80 senses or monitors the voltage atinput terminal 80A, which is indicative of the voltage acrossnodes input terminal 80A serves as a sense signal for the voltage acrossnodes input terminals Discharge circuit 80 monitors this voltage for a predetermined period of time such as, for example, 50 milliseconds. - In response to the voltage signal at
input terminal 80A remaining substantially constant for the predetermined period of time,discharge circuit 80 generates a discharge current IDIS at time t2, which begins to dischargecapacitors node 47. In addition,discharge circuit 80 generates a current that pullsinput terminal 80A to a lower voltage level such as, for example, a voltage level substantially equal to Vss plus the drain-to-source voltages of two transistors.Capacitor 52 supplies power to the system, which dischargescapacitor 52 and decreases voltage VC52. Embodiments ofdischarge circuit 80 are further described with reference toFIGs. 6 and7 . - At time t3, an AC signal is applied to input
terminals input terminals terminals input terminals nodes - Although an AC signal source has been coupled to input
terminals discharge circuit 80 continues generating a discharge current IDIS at time t3 because the voltage drop acrossresistor 48 lowers the voltage atinput terminal 80A and therefore a signal transition atinput terminal 80A cannot be detected (shown inplot 60C). After a predetermined period of time such as, for example, 100 milliseconds dischargecircuit 80 stops discharging and monitors the voltage level atterminal 80A. - At time t4,
discharge circuit 80 stops discharging. In response to the rising edge of the voltage signal at terminal 80A transitioning through the predetermined voltage level VPRE at time t4, discharge current IDIS becomes substantially zero amperes.Capacitor 52 is charged by circuitry (not shown) coupled to terminal 80B and voltage VC52 increases. - At time t5, the AC signal is removed from
input terminals input terminals plot 60A transitions to a logic low voltage level and capacitor voltage VXCAP becomes a substantially constant voltage having a magnitude that is very large, e.g., about 350 volts, and a function of the voltage on the mains and when the removal of the AC signal occurred. For instance, the AC voltage signal may oscillate between voltage levels of +350 volts and -350 volts.Plot 60B illustrates the removal of the AC signal when the voltage VXCAP is about 350 volts. Capacitor voltage VC52 remains at a substantially constant value VDIS. - In addition, at time t5 cathode voltage VCAT becomes a substantially constant value having a magnitude of about +350 volts. As discussed above and unlike capacitor voltage VXCAP, cathode voltage VCAT arises from a rectified voltage signal. At time t5,
discharge circuit 80 is in a high impedance state, discharge current IDIS is substantially zero amperes, and cathode voltage VCAT appears atinput terminal 80A. Thus,discharge circuit 80 senses or monitors the voltage atinput terminal 80A, which is indicative of the voltage acrossnodes input terminal 80A serves as a sense signal for the voltage acrossnodes input terminals Discharge circuit 80 monitors this voltage for a predetermined period of time such as, for example, 100 milliseconds. - In response to the voltage signal at
input terminal 80A remaining substantially constant for the predetermined period of time,discharge circuit 80 generates a discharge current IDIS at time t6, which begins to dischargecapacitors node 47.Capacitor 52 supplies power to the system, which dischargescapacitor 52 and decreases voltage VC52. It should be noted that the voltage atinput terminal 80A at time t6 may be greater than or less than the predetermined reference voltage VPRE for a time greater than the predetermined delay time, i.e., the voltage atinput terminal 80A does not transition through voltage VPRE during the time period from times t5 - t6. In addition,discharge circuit 80 generates a voltage that pullsinput terminal 80A to a lower voltage level such as, for example, a voltage level substantially equal to Vss plus the drain-to-source voltages of two transistors. - In response to the predetermined time period elapsing at time t7,
discharge circuit 80 terminates the discharge process and waits for another discharge signal. Thus, discharge current IDIS becomes substantially zero amperes. Ifdischarge circuit 80 does not sense a reset signal during a predetermined period of time, e.g., 100 milliseconds,discharge circuit 80 institutes another discharge cycle at time t8. It should be noted that voltages VCON, VXCAP, VC52, VCAT, and the voltage atinput terminal 80 remain at substantially constant levels between time periods t7 and t8 where the voltage levels are typically different from each other. This sequence is repeated untilcapacitors -
FIG. 3 is a timing diagram 62 illustrating voltage plots 62A, 62B, 62C, 62D, 62E, and acurrent plot 62F during operation of, for example,converter 10 in accordance with another embodiment of the present invention. In response to an AC signal received acrossinput terminals input terminal 80A ofdischarge circuit 80.Diodes resistor 48 sense the presence of an AC signal atinput terminals diodes Resistor 48 is an optional circuit element that spreads the power loss between itself and dischargecircuit 80. In response to the AC signal atinput terminal 80A,discharge circuit 80 operates such that a high impedance state appears atinput terminal 80A. Thus, in response to the signal atinput terminal 80A transitioning through a predetermined level VPRE,discharge circuit 80 operates such that the high impedance state appears atinput terminal 80A. By way of example the predetermined value VPRE is about 20 volts. This voltage level may differ in accordance with the voltage level of the mains or can be adaptive. In response to the absence of an AC signal atinput terminal 80A,discharge circuit 80discharges capacitors 32 and 34 (shown inFIG. 1 ) until the DC voltage atinput terminal 80A is less than a voltage that maintainsdischarge circuit 80 in an on state. By way of example, the DC voltage level is about 5 volts. - Still referring to
FIG. 3 , at time to the socket is plugged in, i.e., an AC signal is connected to inputterminals plot 62A, connection state voltage signal VCON is at a logic high voltage level at time to indicating that an AC signal is connected to inputterminals discharge circuit 80 and may not be present or included in a circuit implementation.Plot 62B illustrates that at time to the capacitor voltage signal VXCAP acrossnodes plot 62D illustrates the rectified (or OR'ed) AC voltage VCAT at the cathodes ofdiodes diodes nodes Plot 62E illustrates that at time to the capacitor voltage signal VC52 acrosscapacitor 52 increases becausecapacitor 52 is being charged by circuitry (not shown) attached tooutput terminal 80B.Plot 62C illustrates the voltage waveform atterminal 80A, which is similar to that at the cathodes ofdiodes Plot 62F indicates the absence of a discharge current IDIS at time t0, i.e. the discharge current at time t0 is substantially equal to zero amperes. - At time t1, the AC signal (also referred to as the AC line) is removed from
input terminals input terminals plot 62A transitions to a logic low voltage level and capacitor voltage VXCAP becomes a substantially constant voltage having a magnitude that is very large, e.g., about 350 volts, and a function of the voltage on the mains and when the removal of the AC signal occurred. For instance, the AC voltage signal may oscillate between voltage levels of +350 volts and -350 volts.Plot 62B illustrates the removal of the AC signal when the voltage VXCAP is about -350 volts. Capacitor voltage VC52 remains at a substantially constant value VDIS. - In addition, at time t1 cathode voltage VCAT becomes a substantially constant value having a magnitude of about +350 volts. As discussed above and unlike capacitor voltage VXCAP, cathode voltage VCAT arises from a rectified voltage signal. At time t1,
discharge circuit 80 is in a high impedance state, discharge current IDIS is substantially zero amperes, and cathode voltage VCAT appears atinput terminal 80A. Thus,discharge circuit 80 senses or monitors the voltage atinput terminal 80A, which is indicative of the voltage acrossnodes input terminal 80A serves as a sense signal for the voltage acrossnodes input terminals Discharge circuit 80 monitors this voltage for a predetermined period of time such as, for example, 100 milliseconds. - In response to the voltage signal at
input terminal 80A remaining substantially constant for the predetermined period of time, an internal timer ofdischarge circuit 80 validates that the AC signal has been removed frominput terminals discharge circuit 80discharges capacitor 52 to its minimum voltage level, which causesdischarge circuit 80 to generate a discharge current IDIS at time t3. Discharge current IDIS transfers the energy fromcapacitors capacitor 52 and charges capacitor 52 to a level that causesdischarge circuit 80 to turn off discharge current IDIS at time t4. Because there is no AC signal atinput terminals discharge circuit 80discharges capacitor 52 to its minimum voltage level, which causesdischarge circuit 80 to generate a discharge current IDIS at time t5. Discharge current IDIS transfers the energy fromcapacitors capacitor 52 and charges capacitor 52 to a level that causesdischarge circuit 80 to turn off discharge current IDIS at time t6. This process continues until the AC signal is reapplied at time t7 orcapacitors FIG. 3 , the AC signal is reapplied at time t7. - Thus, at time t7, an AC signal is applied to input
terminals input terminals terminals input terminals nodes - Although an AC signal source has been coupled to input
terminals discharge circuit 80 continues generating a discharge current IDIS at time t7 untilcapacitor 52 is charged up. - At time t9, the AC signal is removed from
input terminals input terminals plot 62A transitions to a logic low voltage level and capacitor voltage VXCAP becomes a substantially constant voltage having a magnitude that is very large, e.g., about 350 volts, and a function of the voltage on the mains and when the removal of the AC signal occurred. For example, the AC voltage signal may oscillate between voltage levels of +350 volts and -350 volts.Plot 62B illustrates the removal of the AC signal when the voltage VXCAP is about 350 volts. Capacitor voltage VC52 remains at a substantially constant value VDIS. - In addition, at time t9 cathode voltage VCAT becomes a substantially constant value having a magnitude of about +350 volts. As discussed above and unlike capacitor voltage VXCAP, cathode voltage VCAT arises from a rectified voltage signal. At time t9,
discharge circuit 80 is in a high impedance state, discharge current IDIS is substantially zero amperes, and cathode voltage VCAT appears atinput terminal 80A. Thus,discharge circuit 80 senses or monitors the voltage atinput terminal 80A, which is indicative of the voltage acrossnodes input terminal 80A serves as a sense signal for the voltage acrossnodes input terminals Discharge circuit 80 monitors this voltage for a predetermined period of time such as, for example, 100 milliseconds. - In response to the voltage signal at
input terminal 80A remaining substantially constant for the predetermined period of time, an internal timer ofdischarge circuit 80 validates that the AC signal has been removed frominput terminals discharge circuit 80discharges capacitor 52, which causesdischarge circuit 80 to generate a discharge current IDIS at time t11. Discharge current IDIS transfers the energy fromcapacitors capacitor 52 and charges capacitor 52 to a level that causesdischarge circuit 80 to turn off discharge current IDIS at time t12. Because there is no AC signal atinput terminals discharge circuit 80discharges capacitor 52 to its minimum voltage level, which causesdischarge circuit 80
to generate a discharge current IDIS at time t13. Discharge current IDIS transfers the energy fromcapacitors capacitor 52 and charges capacitor 52 to a level that causesdischarge circuit 80 to turn off discharge current IDIS at time t14. This process continues untilcapacitors input terminal 80A, and voltage VCAT decrease over the period from time t11 to time t24 untilcapacitors -
FIG. 4 is a circuit schematic of aconverter 110 in accordance with the embodiment of the present invention.Converter 110 is similar toconverter 10 except thatoptional resistor 48 is absent. The operation ofconverter 80 is similar to that ofconverter 10. As mentioned above,resistor 48 spreads the power dissipation between itself and dischargecircuit 80. -
FIG. 5 is a circuit schematic of aconverter 150. 150 is similar toconverter 10 except that the cathodes ofdiodes node 47. Rather, the cathode ofdiode 44 is coupled to dischargecircuit 80 throughimpedance element 48 and the cathode ofdiode 46 is coupled to dischargecircuit 801 through animpedance element 481. A discharge current IDIS1 flows throughimpedance element 481.Discharge circuits impedance elements converter 150 is similar to that ofconverter 10.Impedance elements circuits -
FIG. 6 is a circuit schematic ofdischarge circuit 80 in accordance with an embodiment of the present invention. What is shown inFIG. 6 is asignal detection circuit 82 connected to aninput terminal 86A of anOR gate 86 and asignal detection circuit 84 connected to aninput terminal 86B ofOR gate 86.Signal detection circuits OR gate 86 may be referred to as a logic circuit, a gating element, or a gating circuit.Discharge circuit 80 may include acurrent control element 88 connected to acurrent control element 87. By way of example,current control element 87 is a current source andcurrent control element 88 is a switch.Current source 87 has acontrol terminal 87A andcurrent carrying terminals control terminal 87A is connected to the output terminal ofOR gate 86 and current carrying terminal 87B is connected to input terminal 80A ofsignal detection circuit 82.Switch 88 has acontrol terminal 88A commonly connected to anoutput terminal 82C ofsignal detection circuit 82 and to input terminal 86A ofOR gate 86, a current carrying terminal 88B connected to current carrying terminal 87C ofcurrent source 87, and a current carrying terminal 88C coupled for receiving source of operating potential Vss. Current carrying terminal 87C ofcurrent source 87 and the current carrying terminal 88B ofswitch 88 are connected to aninput terminal 84A ofsignal detection circuit 84 through adiode 89. By way of example, switch 88 is a transistor having a gate terminal that serves as the control terminal, a drain terminal that serves as current carrying terminal 88B, and a source terminal that serves as current carrying terminal 88C. Alternatively,current control elements current control elements current control element 87 may be a switch andcurrent control element 88 may be a current source. -
Signal detection circuit 82 includes anAC detector 90 having aninput terminal 90A that may serve as or may be coupled to input terminal 80A, aninput terminal 90B coupled for receiving a reference potential VREF1, and an output terminal 90C. In accordance with an embodiment of the present invention,AC detector 90 may be comprised of acomparator 92 connected to afilter 94. By way of example,comparator 92 has a noninverting input terminal that may serve as or be connected to input terminal 90A, an inverting input terminal that may serve as or be connected to input terminal 90B, and anoutput terminal 92A.Filter 94 has an input terminal and an output terminal, wherein the input terminal is connected tooutput terminal 92A ofcomparator 92 and the output terminal may be connected to or serve as output terminal 90C. -
Signal detection circuit 82 further includes alatch 100 coupled toAC detector 90 throughtimers timer 96 hasinput terminals output terminals timer 98 has an input terminal and an output terminal.Input terminal 96B is connected to output terminal 90C and input terminal 96A is connected to a reset input terminal oflatch 100.Output terminal 96C is connected to a set input terminal oflatch 100 andoutput terminal 96D is connected to the input terminal oftimer 98. The output terminal oftimer 98 is commonly connected to the reset input terminal oflatch 100 and to input terminal 96A oftimer 96. The output terminal oflatch 100 may serve as or be connected tooutput terminal 82C. As discussed above,output terminal 82C is commonly connected to input terminal 86A ofOR gate 86 and to control terminal 88A of aswitch 88. - By way of example,
signal detection circuit 84 is comprised of ahysteresis comparator 85 having an inverting input terminal that may serve as or be connected to inputterminals OR gate 86. - In operation in accordance with an embodiment of the present invention,
AC detector 90 senses or detects whether an AC signal is present atinput terminal 80A. In response to an AC signal atinput terminals diodes input terminal 80A ofdischarge circuit 80. As discussed above,resistor 48 is an optional circuit element that spreads the power loss between itself and dischargecircuit 80. In response to the AC signal atinput terminal 80A,discharge circuit 80 is configured to operate in a high impedance state such that a high impedance appears atinput terminal 80A. - In the absence of an AC signal at
input terminal 80A, a voltage that is substantially a DC voltage appears atinput terminal 80A and is compared to reference voltage VREF1 bycomparator 92. By way of example, reference voltage VREF1 is about 20 volts. In response to the voltage atinput terminal 80A being a DC voltage that is less than or greater than reference voltage VREF1, there is no crossing of the reference voltage VREF1. Thus,discharge circuit 80discharges capacitors 32 and 34 (shown inFIG. 1 ) until the DC voltage atinput terminal 80A is less than a voltage that maintainscurrent source 87 and switch 88 in an on state. By way of example, the DC voltage level is about 5 volts. In response to a voltage atinput terminal 80A being below this voltage level,discharge circuit 80 operates in an idle mode, whereincurrent source 87 is nonconducting and switch 88 is open. Idle mode operation indicates thatcapacitors - In response to the voltage at
input terminal 80A crossing reference voltage VREF1,AC detector 90 generates a filtered leading edge of a logic high voltage at output terminal 90C, which is transmitted to input terminal 96B and enablestimer 96. IfAC detector 90 does not detect a transition before the time ontimer 96 expires,timer 96 generates a logic high voltage atoutput terminal 96C and a logic high voltage atoutput terminal 96D. The logic high voltage atoutput terminal 96C is transmitted to the set input terminal oflatch 100 and the logic high voltage atoutput terminal 96D is transmitted to an input terminal oftimer 98. The logic high voltage at the set input terminal causes latch 100 to generate a logic high voltage atoutput terminal 82C causing ORgate 86 to generate a logic high voltage signal at its output terminal which activatescurrent source 87. In addition, the logic high voltage signal atoutput terminal 82C appears at the control terminal ofswitch 88 causing it to close. In embodiments in which switch 88 is a transistor, it should be noted thattransistor 88 is on and conducting current IDIS and its drain voltage is close to the voltage of source of operating potential Vss.Input terminal 80B is coupled from the drain terminal oftransistor 88 throughdiode 89, for inhibiting discharge of capacitor 52 (shown inFIG. 1 ). - In response to a leading edge of the logic high voltage at its input terminal,
timer 98 generates a logic high voltage at its output terminal after a predetermined period of time. The logic high voltage is transmitted to the reset input terminal oflatch 100 and input terminal 96A oftimer 96. In response to a leading edge of the logic high voltage atinput terminal 96A and the reset input terminal,discharge circuit 80 initiates another detect phase. - Because
switch 88 is closed and conducting current, most of discharge current IDIS flows throughswitch 88 rather than towardsinput terminal 80B and through a circuit element such as, for example, capacitor 52 (shown inFIG. 1 ). It should be noted that in embodiments in which switch 88 is a transistor that is on, the voltage atinput terminal 84A is decoupled fromterminals diode 89 andcapacitor 52 supplies power to the system. If the voltage atinput terminal 84A is less than reference voltage VREF2, a logic high voltage appears at the output terminal ofcomparator 85 and atinput terminal 86B ofOR gate 86. In response to the logic high voltage atinput terminal 86B, ORgate 86 generates a logic high voltage at its output terminal which maintainscurrent source 87 on and conducting current independently of the state ofsignal detection circuit 82.Diode 89 serves to block a discharge path from supply capacitor 52 (shown inFIG. 1 ) throughswitch 88. -
FIG. 7 is a circuit schematic of adischarge circuit 81 in accordance with another embodiment of the present invention.Discharge circuit 81 is similar to dischargecircuit 80 except thatdiode 89 andtimer 98 are absent andOR gate 86 has been replaced by an ANDgate 186 havinginput terminals input terminal 186B is an inverting input terminal.Discharge circuit 81 may replacedischarge circuit 80 inconverter 10,discharge circuit 80 inconverter 110, or dischargecircuits converter 150.Timer 96 is included to validate whether the input voltage atterminals Timer 96 is enabled on each transition and reset on the following transition. IfAC detector 90 does not detect a transition before the time oftimer 96 expires,timer 96 generates a logic high voltage signal atoutput terminal 96C, which is transmitted to the set input terminal oflatch 100. The logic high voltage at the set input terminal causes latch 100 to generate a logic high voltage atoutput terminal 82C which is transmitted to ANDgate 186. Because the voltage atinput terminal 80B is greater than reference voltage VREF2,signal detection circuit 84 generates a logic low voltage level which is transmitted to input terminal 186B. In response to the logic high voltage level atinput terminal 186A and the logic low voltage level atinput terminal 186B, ANDgate 186 generates a logic high voltage level at its output terminal which activates or turns onswitch 88. The logic low output voltage fromsignal detector 84 turns offcurrent source 87. - Activating
switch 88 discharges supplycapacitor 52 to the lower supply threshold voltage given by reference voltage VREF2 and the hysteresis ofhysteresis comparator 85. In response to reaching the lower supply threshold voltage, a logic high voltage appears at the output terminal ofhysteresis comparator 85 and atinput terminal 186B. The logic high voltage atinput terminal 186B is transmitted to the inverting input terminal of ANDgate 186 which generates a logic low voltage signal at its outputterminal deactivating switch 88. The logic high voltage atinput terminal 186B turns oncurrent source 87, which dischargesinput filter capacitors input filter capacitors capacitor 52 and charges it to the upper supply voltage, given by reference voltage VREF2 and the hysteresis ofhysteresis comparator 85. In response to reaching the upper voltage threshold, a logic low voltage appears at the output terminal ofcomparator 85 and atinput terminal 186B. The logic low voltage level atinput terminal 186B deactivatescurrent source 87 and is transmitted to the inverting input terminal of ANDgate 186 causing ANDgate 186 to generate a logic high voltage level at its output terminal, which activatesswitch 88 so thatdischarge circuit 80 can initiate another discharge phase. -
FIG. 8 is a block diagram of apower supply 200 in accordance with another embodiment of the present invention.Power supply 200 includes a filter circuit orfilter stage 202 coupled to dischargecircuit 80 throughdiodes impedance element 48. More particularly, the anodes ofdiodes filter circuit 202 and the cathodes ofdiodes node 47. Optionally,discharge circuit 80 is coupled to the cathodes ofdiodes resistor 48. Acapacitor 52 is coupled tooutput terminal 80B ofdischarge circuit 80.Filter circuit 202 may be comprised ofinductive filter 20,capacitors diode bridge 22 shown inFIG. 1 . Alternatively,filter circuit 202 may be comprised ofcapacitor 34, whereinnodes example input terminals - By now it should be appreciated that a converter having a discharge circuit and a method for discharging filter capacitors have been provided. The discharge circuit may be integrated with a startup circuit to provide high voltage startup and input filter capacitor functions using a single terminal. Although the discharge circuit may be integrated with the startup circuit, it does not interfere with the system restart time. In accordance with various embodiments, the discharge circuit transfers charge from
input filter capacitors capacitor 52. It should be noted that embodiments may not include a direct path between the high voltage input terminal and ground. - In accordance with an embodiment, a discharge circuit includes a
signal detection circuit 82 and acapacitor charging circuit 84. The signal detection circuit detects or senses whether an AC signal or a DC signal is present on the input terminals of the converter. If an AC signal is present, the input filter capacitors are not discharged and if a DC signal is present the input filter capacitors may need to be discharged. Thecapacitor charging circuit 84 controls charging of one or more supply capacitors. In response to the voltage atinput terminal 80B being less than a predetermined reference voltage, thecapacitor charging circuit 84 generates a signal capable of turning oncurrent source 87 to a supply capacitor connected to input terminal 80B. In response to the voltage atinput terminal 80B being greater than the predetermined reference voltage, chargingcircuit 84 generates a signal used for disablingcurrent source 87. - Although specific embodiments have been disclosed herein, those in the art will recognize that modifications and variations can be made without departing from the invention. It is intended that the invention encompass all such modifications and variations as fall within the scope of the appended claims.
Claims (10)
- A power supply (10, 110, 150, 200), comprising:a filter stage (20) comprising one or more capacitors (32, 34) and having at least one input terminal (12, 14) and an output terminal; anda discharge circuit (80) having an input terminal (80A) coupled to the output terminal of the filter stage (20), and an output terminal (80B), the discharge circuit (80) further comprising:wherein the discharge circuit (80) further comprises:
a first detection stage (82) having a first input terminal coupled to the input terminal (80A) of the discharge circuit (80), a second input terminal (VREF1) and an output terminal (82C), wherein the first detection stage (82) is adapted to detect whether an AC signal or a DC signal is present on the at least one input terminal (12, 14) of the filter stage (20), and wherein the first detection stage (82) comprises:an AC detector (90) having a first input terminal (90A) coupled to the first input terminal of the first detection stage (82), a second input terminal (90B) coupled to the second input terminal (VREF1) of the first detection stage (82), and an output terminal (90C);at least one timer (96) having first and second input terminals (96B, 96A) and first and second output terminals (96C, 96D), the first input terminal (96B) coupled to the output terminal (90C) of the AC detector (90), wherein the at least one timer is configured to have a time that expires;a latch (100) having a first input terminal coupled to the first output terminal (96C) of the at least one timer (96) and an output terminal serving as the output terminal (82C) of the first detection stage (82);a gating element (86) having first and second input terminals (86A, 86B) and an output terminal, the first input terminal (86A) coupled to the output terminal (82C) of the first detection stage (82), the gating element (86) comprising an OR gate (86);a second detection stage (84) having a first input terminal (84A), a second input terminal and an output terminal, the output terminal coupled to the second input terminal (86B) of the gating element (86) and the second input terminal arranged to receive a reference voltage (VREF2);a series connection of a first discharge current control element (87) and a second discharge current control element (88) for controlling the discharge current (IDIS) from the filter stage (20), the first discharge current control element (87) having a first control terminal (87A) and first and second current carrying terminals (87C, 87B), the first control terminal (87A) coupled to the output of the gating element (86), the first current carrying terminal (87C) coupled to the first input terminal (84A) of the second detection stage (84) and to the output terminal (80B) of the discharge circuit (80), and the second current carrying terminal (87B) coupled to the input terminal (80A) of the discharge circuit (80), the second discharge current control element (88) having a second control terminal (88A) and third and fourth current carrying terminals (88B, 88C), the second control terminal (88A) coupled to the output terminal (82C) of the first detection stage (82), the third current carrying terminal (88B) coupled to the first current carrying terminal (87C) and the fourth current carrying terminal (88C) coupled for receiving an operating potential (Vss),and wherein the power supply (10, 110, 150, 200) further comprises a supply capacitor (52) having a first terminal coupled to the output terminal (80B) of the discharge circuit (80) and a second terminal coupled for receiving said operating potential (Vss). - The power supply (10, 110, 150, 200) of claim 1, further including a diode (89) coupled between the first current carrying terminal of the first current control element (87) and the first input terminal (80B) of the second detection stage (84).
- The power supply (10, 110, 150, 200) of claim 1, wherein the first current control element (87) comprises a transistor.
- The power supply (10, 110, 150, 200) of claim 1, wherein the first current control element (87) comprises a first switch; and the second current control element (88) comprises a second switch.
- A power supply (10, 110, 150, 200), comprising:a filter stage (20) comprising one or more capacitors (32, 34) and having at least one input terminal (12, 14) and an output terminal; anda discharge circuit (81) having an input terminal (80A) coupled to the output terminal of the filter stage (20), and an output terminal (80B), the discharge circuit (81) further comprising:wherein the discharge circuit (81) further comprises:
a first detection stage (82) having a first input terminal coupled to the input terminal (80A) of the discharge circuit (81), a second input terminal (VREF1) and an output terminal (82C), wherein the first detection stage (82) is adapted to detect whether an AC signal or a DC signal is present on the at least one input terminal (12, 14) of the filter stage (20), and wherein the first detection stage (82) comprises:an AC detector (90) having a first input terminal (90A) coupled to the first input terminal of the first detection stage (82), a second input terminal (90B) coupled to the second input terminal (VREF1) of the first detection stage (82), and an output terminal (90C);at least one timer (96) having first and second input terminals (96B, 96A) and first and second output terminals (96C, 96D), the first input terminal (96B) coupled to the output terminal (90C) of the AC detector (90), wherein the at least one timer (96) is configured to have a time that expires;a latch (100) having a first input terminal coupled to the first output terminal (96C) of the at least one timer (96) and an output terminal serving as the output terminal (82C) of the first detection stage (82);a gating element (186) having first and second input terminals (186A, 186B) and an output terminal, the first input terminal (186A) coupled to the output terminal (82C) of the first detection stage (82), the gating element (186) comprising an AND gate (186) and the second input terminal (186B) being inverted;a second detection stage (84) having a first input terminal (84A), a second input terminal and an output terminal, the first input terminal (84A) being connected to the output terminal (80B) of the discharge circuit (81), the second input terminal arranged to receive a reference voltage (VREF2) and the output terminal coupled to the second input terminal (186B) of the gating element (186);a series connection of a first discharge current control element (87) and a second discharge current control element (88) for controlling the discharge current (IDIS) from the filter stage (20), the first discharge current control element (87) having a first control terminal (87A) and first and second current carrying terminals (87C, 87B), the first control terminal (87A) coupled to the second input terminal (186B) of the gating element (186), the first current carrying terminal (87C) coupled to the first input terminal (84A) of the second detection stage (84) and to the output terminal (80B) of the discharge circuit (81), and the second current carrying terminal (87B) coupled to the input terminal (80A) of the discharge circuit (81), the second discharge current control element (88) having a second control terminal (88A) and third and fourth current carrying terminals (88B, 88C), the second control terminal (88A) coupled to the output terminal of the gating element (186), the third current carrying terminal (88B) coupled to the first current carrying terminal (87C) and the fourth current carrying terminal (88C) coupled for receiving an operating potential (Vss),and wherein the power supply (10, 110, 150, 200) further comprises a supply capacitor (52) having a first terminal coupled to the output terminal (80B) of the discharge circuit (81) and a second terminal coupled for receiving said operating potential (Vss). - A method for discharging input filter capacitors (32, 34) of a power supply (10, 110, 150, 200), characterized inproviding the power supply of claim 1 or 5;generating a first signal in response to removing a first AC signal from an input to a filter stage (20), wherein the first signal is greater than or less than a first reference level (VREF1);discharging one or more capacitors (32, 34) coupled to the filter stage (20) in response to the first signal being greater than or less than the first reference level (VREF1) for a first predetermined period of time by starting a first timer (96) in response to the first signal, wherein the first timer (96) is configured to have a time that expires; starting a second timer (98) in response to the first signal being delayed by a second predetermined period of time that represents propagation time through the first timer (96); and generating a control signal in response to the first signal being delayed by the second predetermined period of time; and using the control signal to generate a discharge current (IDIS).
- The method of claim 6, further including discharging the one or more capacitors (32, 34) to the supply capacitor (52).
- The method of claim 6, further including charging the one or more capacitors (32, 34) coupled to the filter stage (20) in response to a second AC signal transitioning through the first reference signal (VREF).
- The method of claim 6, wherein using the control signal to generate the discharge current (IDIS) includes routing the discharge current (IDIS) to a first source of operating potential.
- The method of claim 6, wherein using the control signal to generate the discharge current (IDIS) includes using the discharge current (IDIS) to charge the supply capacitor (52).
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/190,306 US8710804B2 (en) | 2011-07-25 | 2011-07-25 | Discharge circuit and method |
Publications (3)
Publication Number | Publication Date |
---|---|
EP2552001A2 EP2552001A2 (en) | 2013-01-30 |
EP2552001A3 EP2552001A3 (en) | 2014-08-06 |
EP2552001B1 true EP2552001B1 (en) | 2022-04-13 |
Family
ID=46982367
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP12177865.8A Active EP2552001B1 (en) | 2011-07-25 | 2012-07-25 | Discharge circuit for the capacitor of an ac-input filter and method for operating it |
Country Status (3)
Country | Link |
---|---|
US (1) | US8710804B2 (en) |
EP (1) | EP2552001B1 (en) |
TW (1) | TWI542120B (en) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5887081B2 (en) * | 2011-07-26 | 2016-03-16 | ローム株式会社 | AC / DC converter, AC power adapter using the same, and electronic device |
TWI467903B (en) * | 2011-12-28 | 2015-01-01 | Richtek Technology Corp | Self discharge bleeding circuit, independent bleeding integrated circuit device and bleeding method for an input power filter capacitor, and ac-to-dc interface |
EP2750275B1 (en) * | 2012-12-31 | 2016-11-16 | Nxp B.V. | Low loss mains detection with sampling suspension for PFC SMPS |
US9112419B2 (en) * | 2013-07-16 | 2015-08-18 | Rohm Co., Ltd. | AC/DC converter with control circuit that receives rectified voltage at input detection terminal |
TWI523383B (en) * | 2013-11-27 | 2016-02-21 | 台灣快捷國際股份有限公司 | Discharge circuits |
TWI511433B (en) * | 2013-12-20 | 2015-12-01 | Niko Semiconductor Co Ltd | Power conversion apparatus and control chip thereof |
TWI519023B (en) * | 2014-04-03 | 2016-01-21 | 力林科技股份有限公司 | Power supply apparatus |
US10345348B2 (en) | 2014-11-04 | 2019-07-09 | Stmicroelectronics S.R.L. | Detection circuit for an active discharge circuit of an X-capacitor, related active discharge circuit, integrated circuit and method |
CN105846414A (en) * | 2015-01-13 | 2016-08-10 | 富泰华工业(深圳)有限公司 | Power control module power-supply anti-error circuit |
TWI593218B (en) * | 2016-06-21 | 2017-07-21 | Asian Power Devices Inc | Diode reverse leakage current leakage circuit |
US11277065B2 (en) | 2016-11-23 | 2022-03-15 | Eta-Bar Ltd. | Power supply with controlled shunting element |
CN106487208B (en) * | 2016-11-28 | 2018-12-28 | 阳光电源股份有限公司 | The suppressing method and device of a kind of inverter ac cable common-mode voltage over the ground |
JP6880865B2 (en) * | 2017-03-16 | 2021-06-02 | 富士電機株式会社 | AC / DC converter control circuit |
WO2019020669A1 (en) * | 2017-07-26 | 2019-01-31 | Abb Schweiz Ag | Electrical vehicle charging device for charging an electrical vehicle with a dc voltage |
DE102018123382A1 (en) * | 2018-09-24 | 2020-03-26 | Infineon Technologies Austria Ag | Control the discharge of an X capacitance |
US11251696B2 (en) * | 2019-05-31 | 2022-02-15 | Stmicroelectronics Ltd | Discharge of an AC capacitor |
CN110445361B (en) * | 2019-08-01 | 2021-02-19 | 成都芯源系统有限公司 | Discharge circuit and discharge method of safety capacitor |
FR3106454B1 (en) | 2020-01-21 | 2022-06-03 | St Microelectronics Ltd | Capacitor discharge |
US11228239B2 (en) | 2020-04-27 | 2022-01-18 | Stmicroelectronics (Tours) Sas | Discharge of an AC capacitor using totem-pole power factor correction (PFC) circuitry |
US11799310B2 (en) * | 2021-01-04 | 2023-10-24 | Joulwatt Technology Co., Ltd. | X-capacitor discharge method, X-capacitor discharge circuit and switched-mode power supply |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110122668A1 (en) * | 2009-11-20 | 2011-05-26 | Delta Electronics, Inc. | Capacitor energy release circuit with reduced power consumption and power supply having the same |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5523665A (en) | 1994-10-26 | 1996-06-04 | Fluke Corporation | Active discharge circuit for charged capacitors |
JP4333519B2 (en) * | 2004-08-18 | 2009-09-16 | サンケン電気株式会社 | Switching power supply |
US20080246459A1 (en) | 2007-04-05 | 2008-10-09 | Ingman Thomas M | Common-Mode Surge Suppression |
US8693213B2 (en) | 2008-05-21 | 2014-04-08 | Flextronics Ap, Llc | Resonant power factor correction converter |
US8461915B2 (en) * | 2009-06-03 | 2013-06-11 | System General Corp. | Start-up circuit to discharge EMI filter for power saving of power supplies |
US8115457B2 (en) * | 2009-07-31 | 2012-02-14 | Power Integrations, Inc. | Method and apparatus for implementing a power converter input terminal voltage discharge circuit |
US8471626B2 (en) * | 2009-08-12 | 2013-06-25 | System General Corp. | Start-up circuit to discharge EMI filter of power supplies |
TW201138253A (en) * | 2010-04-22 | 2011-11-01 | Leadtrend Tech Corp | Discharging module applied in a switched-mode power supply and method thereof |
-
2011
- 2011-07-25 US US13/190,306 patent/US8710804B2/en active Active
-
2012
- 2012-07-05 TW TW101124311A patent/TWI542120B/en active
- 2012-07-25 EP EP12177865.8A patent/EP2552001B1/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110122668A1 (en) * | 2009-11-20 | 2011-05-26 | Delta Electronics, Inc. | Capacitor energy release circuit with reduced power consumption and power supply having the same |
Also Published As
Publication number | Publication date |
---|---|
TWI542120B (en) | 2016-07-11 |
EP2552001A2 (en) | 2013-01-30 |
EP2552001A3 (en) | 2014-08-06 |
TW201312908A (en) | 2013-03-16 |
US20130027999A1 (en) | 2013-01-31 |
US8710804B2 (en) | 2014-04-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2552001B1 (en) | Discharge circuit for the capacitor of an ac-input filter and method for operating it | |
US10971992B2 (en) | Start-up circuit to discharge EMI filter for power saving of power supplies | |
KR101530358B1 (en) | Switch control device and switch control method | |
US6169391B1 (en) | Device for converting high voltage alternating current to low voltage direct current | |
TW201931750A (en) | Semiconductor device for controlling power source, power source device and method for discharging X capacitor | |
KR101768693B1 (en) | Apparatus and method for discharging capacitor of input filter of power supply, and power supply including the apparatus | |
US10998741B2 (en) | Charger | |
US8471626B2 (en) | Start-up circuit to discharge EMI filter of power supplies | |
JP2016136839A (en) | Method and device that realize input terminal voltage discharge circuit for power converter | |
US6385060B1 (en) | Switching power supply with reduced energy transfer during a fault condition | |
CN111092552A (en) | Semiconductor device for controlling switching power supply and AC-DC converter | |
US9136833B2 (en) | Power source connection circuit | |
JP2015535678A (en) | Overvoltage protection device and method | |
CN110932553A (en) | Power supply control apparatus | |
KR101837164B1 (en) | Switch controller, switch control method, and power supply device comprising the switch controller | |
CN110829383B (en) | Multi-mode protection circuit of double-winding secondary feedback switching power supply | |
US8625317B2 (en) | Isolated switch-mode power supply device | |
JP2017212795A (en) | Capacitor discharge circuit | |
JP2017169268A (en) | Full-wave rectification circuit | |
US20150146331A1 (en) | Discharge circuits of discharge paths for electromagnetic interference filters | |
JP2006352976A (en) | Semiconductor device for switching power supply | |
EP2562921B1 (en) | Detector Circuit and Method | |
JP5187008B2 (en) | Protection circuit | |
JP2012210010A (en) | Electronic circuit | |
KR20100108075A (en) | Level shifter using bootstrap capacitor and latch signal, inverter having the same, and level shifting method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 1/36 20070101AFI20140630BHEP Ipc: H02M 1/00 20070101ALN20140630BHEP Ipc: H02M 1/12 20060101ALI20140630BHEP Ipc: H02M 7/06 20060101ALN20140630BHEP Ipc: H02M 1/32 20070101ALN20140630BHEP |
|
17P | Request for examination filed |
Effective date: 20150205 |
|
RBV | Designated contracting states (corrected) |
Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20170206 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 1/36 20070101AFI20181002BHEP Ipc: H02M 1/00 20060101ALN20181002BHEP Ipc: H02M 1/32 20070101ALN20181002BHEP Ipc: H02M 7/06 20060101ALN20181002BHEP Ipc: H02M 1/12 20060101ALI20181002BHEP |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 1/00 20060101ALN20181031BHEP Ipc: H02M 7/06 20060101ALN20181031BHEP Ipc: H02M 1/12 20060101ALI20181031BHEP Ipc: H02M 1/32 20070101ALN20181031BHEP Ipc: H02M 1/36 20070101AFI20181031BHEP |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 1/00 20060101ALN20181105BHEP Ipc: H02M 1/32 20070101ALN20181105BHEP Ipc: H02M 7/06 20060101ALN20181105BHEP Ipc: H02M 1/36 20070101AFI20181105BHEP Ipc: H02M 1/12 20060101ALI20181105BHEP |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 7/06 20060101ALN20181113BHEP Ipc: H02M 1/12 20060101ALI20181113BHEP Ipc: H02M 1/00 20060101ALN20181113BHEP Ipc: H02M 1/36 20070101AFI20181113BHEP Ipc: H02M 1/32 20070101ALN20181113BHEP |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 1/00 20060101ALN20200907BHEP Ipc: H02M 1/36 20070101AFI20200907BHEP Ipc: H02M 1/32 20070101ALN20200907BHEP Ipc: H02M 1/12 20060101ALI20200907BHEP Ipc: H02M 7/06 20060101ALN20200907BHEP |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 1/32 20070101ALN20201002BHEP Ipc: H02M 1/36 20070101AFI20201002BHEP Ipc: H02M 1/00 20060101ALN20201002BHEP Ipc: H02M 7/06 20060101ALN20201002BHEP Ipc: H02M 1/12 20060101ALI20201002BHEP |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 1/12 20060101ALI20201009BHEP Ipc: H02M 7/06 20060101ALN20201009BHEP Ipc: H02M 1/36 20070101AFI20201009BHEP Ipc: H02M 1/32 20070101ALN20201009BHEP Ipc: H02M 1/00 20060101ALN20201009BHEP |
|
INTG | Intention to grant announced |
Effective date: 20201027 |
|
GRAJ | Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted |
Free format text: ORIGINAL CODE: EPIDOSDIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
INTC | Intention to grant announced (deleted) | ||
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 1/36 20070101AFI20210322BHEP Ipc: H02M 1/12 20060101ALI20210322BHEP Ipc: H02M 7/06 20060101ALN20210322BHEP Ipc: H02M 1/32 20070101ALN20210322BHEP Ipc: H02M 1/00 20060101ALN20210322BHEP |
|
INTG | Intention to grant announced |
Effective date: 20210422 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAJ | Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted |
Free format text: ORIGINAL CODE: EPIDOSDIGR1 |
|
GRAL | Information related to payment of fee for publishing/printing deleted |
Free format text: ORIGINAL CODE: EPIDOSDIGR3 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTC | Intention to grant announced (deleted) | ||
GRAJ | Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted |
Free format text: ORIGINAL CODE: EPIDOSDIGR1 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 1/00 20060101ALN20210916BHEP Ipc: H02M 1/32 20070101ALN20210916BHEP Ipc: H02M 7/06 20060101ALN20210916BHEP Ipc: H02M 1/12 20060101ALI20210916BHEP Ipc: H02M 1/36 20070101AFI20210916BHEP |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20211011 |
|
INTG | Intention to grant announced |
Effective date: 20211026 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602012078023 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 1484181 Country of ref document: AT Kind code of ref document: T Effective date: 20220515 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG9D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20220413 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1484181 Country of ref document: AT Kind code of ref document: T Effective date: 20220413 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220816 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220713 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220714 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220713 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220813 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602012078023 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
26N | No opposition filed |
Effective date: 20230116 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20220731 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220725 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220731 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220731 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220731 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230519 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220725 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20230621 Year of fee payment: 12 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20230620 Year of fee payment: 12 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20230620 Year of fee payment: 12 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20120725 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 |