EP2461604A1 - Circuit de microphone différentiel - Google Patents

Circuit de microphone différentiel Download PDF

Info

Publication number
EP2461604A1
EP2461604A1 EP10193885A EP10193885A EP2461604A1 EP 2461604 A1 EP2461604 A1 EP 2461604A1 EP 10193885 A EP10193885 A EP 10193885A EP 10193885 A EP10193885 A EP 10193885A EP 2461604 A1 EP2461604 A1 EP 2461604A1
Authority
EP
European Patent Office
Prior art keywords
microphone
line
ground
mic
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP10193885A
Other languages
German (de)
English (en)
Other versions
EP2461604B1 (fr
Inventor
Jens Kristian Poulsen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BlackBerry Ltd
Original Assignee
Research in Motion Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Research in Motion Ltd filed Critical Research in Motion Ltd
Priority to EP10193885.0A priority Critical patent/EP2461604B1/fr
Priority to CA2759921A priority patent/CA2759921C/fr
Publication of EP2461604A1 publication Critical patent/EP2461604A1/fr
Application granted granted Critical
Publication of EP2461604B1 publication Critical patent/EP2461604B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R3/00—Circuits for transducers, loudspeakers or microphones

Definitions

  • the present disclosure is generally directed at microphone circuits and more specifically at a differential microphone circuits.
  • JFET junction gate field-effect transistor
  • CMOS complementary metal-oxide semiconductor
  • the current disclosure is generally directed at embodiments of a differential microphone circuit configuration.
  • the differential microphone circuit configuration may provide the advantage of a high power supply rejection ratio (PSRR) or high attenuation of bias noise.
  • PSRR power supply rejection ratio
  • JFET junction gate field effect transistor
  • the JFET may operate as a current source with high output impedance
  • the electrical output from the microphone may be measured across the bias resistor supplying current to the JFET. Since the JFET in the normal bias point works as a current source, any voltage variations and noise from the supply voltage will also happen over the JFET. However, the bias resistor will see an almost completely constant current with the result of a very high PSRR and noise immunity, typically 17-28 dB being achieved. This is an improvement over conventional single ended microphone circuit, and can be accomplished with the same number of or fewer external components. Other advantages include, but are not limited to, improved performance, lower costs and less board space required.
  • the differential microphone circuit may be implemented in various ways but in each configuration similar benefits are achieved. Another advantage of some of the embodiments disclosed within include that the supporting circuitry to the microphone may be less costly and more noisy and still meet microphone specifications. Furthermore any external interference such as from battery noise may be reduced.
  • apparatus for reducing the level of disturbance on microphone lines when a headset is connected to a portable electronic device is disclosed.
  • a sensing circuit such as a Kelvin sensing circuit is integrated within the portable electronic device interface to reduce offset caused by connection with ground.
  • Figure 1 is a schematic diagram of a microphone circuit
  • Figure 2 is a schematic diagram of a microphone circuit in accordance with one embodiment of the disclosure.
  • Figure 3 is a schematic diagram of another embodiment of a microphone circuit
  • Figure 4 is a schematic diagram of another embodiment of a microphone circuit
  • Figure 5 is a schematic diagram of another embodiment of a microphone circuit
  • Figure 6 is a schematic diagram of another embodiment of a microphone circuit
  • Figure 7 is a schematic diagram of another embodiment of a microphone circuit
  • Figure 8 is a schematic diagram of another embodiment of a microphone circuit
  • Figure 9 is a schematic diagram of another embodiment of a microphone circuit
  • Figure 10 is a schematic diagram of another embodiment of a microphone circuit
  • Figure 11 is a schematic diagram of another embodiment of a microphone circuit
  • Figure 12 is a schematic diagram of another embodiment of a microphone circuit
  • Figure 13 is a schematic diagram of another embodiment of a microphone circuit
  • Figure 14 is a schematic diagram of a headset connected with a portable electronic device in a first mode
  • Figure 15 is a schematic diagram of another headset connected with a portable electronic device in a second mode.
  • Figure 16 is a schematic diagram of another embodiment of an apparatus for connecting a portable electronic device with a headset.
  • the present disclosure is generally directed at embodiments of a differential microphone circuit configuration with a high power supply rejection ratio (PSRR) and high attenuation of bias noise.
  • PSRR power supply rejection ratio
  • Different implementations of the circuitry are contemplated such as the microphone circuit being supplied by a negative or a positive bias or the positioning of the bias resistor to have a higher or lower potential than the junction gate field transistor (JFET) within the microphone.
  • JFET junction gate field transistor
  • PSRR power supply rejection ratio
  • filtering components and a special low power supply.
  • various circuit configurations have been proposed in the art to increase the PSRR and noise immunity, typically with a penalty of higher current consumption, higher cost or with the requirement of non-grounded connections. Still, noise and PSRR are regular concerns for the audio electronics designer.
  • the circuit 10 includes a bias resistor 12, electret microphone portion 14 (including a two-terminal electret capsule 16 and a JFET 18) and a pair of microphone lines 20 seen as +MIC OUT line 20a and -MIC OUT line 20b.
  • Each of the microphone lines 20 includes a capacitor 22 which can be used to block out DC signals.
  • voltage is supplied to the JFET 18 via the bias resistor 12 and then an output signal taken between the microphone lines 20, or the negative and positive terminals across the microphone.
  • the differential voltage between the two microphone lines 20 may provide a voltage proportional to the acoustic pressure received at the microphone inlet or input.
  • FIG. 2 a schematic diagram of circuitry for a differential microphone circuit in accordance with the disclosure is shown.
  • the microphone circuit provides the advantage of a higher PSRR and a high attenuation of bias noise.
  • the microphone circuit 30 comprises a bias resistor 32 which is connected to a voltage source 34 (providing a positive bias) and to an electret microphone circuit 36.
  • the electret microphone circuit 36 is also connected to ground and includes a two-terminal electret capsule 38 and a JFET 40.
  • a pair of microphone lines 42 seen as a +MIC OUT line 42a and a -MIC OUT line 42b are connected across the bias resistor 32.
  • Each microphone line 42 may include a capacitor 44. Selection of higher resistance values for the bias resistors may result in an increase of acoustic sensitivity, however, the selection of the resistance value for the bias resistor is such that the JFET should not go out of saturation during operation of the microphone circuit.
  • a very high bias voltage and a bias resistor with a large resistance value may be used.
  • a large output signal would be sensed over the microphone lines which may also provide an improved immunity to electromagnetic interference (EMI).
  • EMI electromagnetic interference
  • Operation of the microphone circuit 30 is similar to operation of the traditional microphone circuit of Figure 1 , however the sensing is performed at a different location within the circuit 30. In this embodiment and the ones disclosed below, the sensing of the output signal is performed across the bias resistor 32.
  • Advantages of measuring the differential voltage or output signal, across the bias resistor include the benefit that the bias resistor 32 experiences an almost constant current which results in the microphone circuit 30 having a very high PSRR and improved noise immunity over other circuits. Another advantage is that the resistance value of the bias resistor 32 may be increased with respect to bias resistors in traditional electret microphone circuits. Another advantage is that by increasing the PSRR or reducing the noise or both within the microphone circuit, fewer components are required to implement the microphone of the current disclosure and therefore the size and cost of the microphone circuit 30 can be reduced with improved performance. Furthermore, implementation of the biasing or sensing circuitry over the bias resistor allows the supporting circuitry of the microphone to be cheaper and noisier while still meeting microphone specifications. Also, any interference from battery noise or any external interference will be lowered.
  • the microphone circuit 50 includes a bias resistor 52 which is connected to a voltage source 54 (providing a negative bias) and to electret microphone circuit 56.
  • the electret microphone circuit 56 is also connected to ground and includes a two-terminal electret capsule 58 and a JFET 60.
  • a pair of microphone lines 62 seen as a +MIC OUT line 62a and a -MIC OUT line 62b are connected across the bias resistor 52.
  • Each microphone line 62 may include a capacitor 64. The output signal is then sensed over the microphone lines 62.
  • the microphone circuit 70 includes a bias resistor 72 which is connected to ground and to electret microphone circuit 76.
  • the electret microphone 76 is also connected to a voltage source 74 (providing a negative bias) and includes a two-terminal electret capsule 78 and a JFET 80.
  • a pair of microphone lines 82 seen as a +MIC OUT line 82a and a -MIC OUT line 82b are connected across the bias resistor 72.
  • the +MIC OUT line 82a includes a capacitor 84.
  • the microphone circuit 90 includes a bias resistor 92 which is connected to ground and to electret microphone circuit 96.
  • the electret microphone 96 is also connected to a voltage source 94 (providing a positive bias) and includes a two-terminal electret capsule 98 and a JFET 100.
  • a pair of microphone lines 102 seen as a +MIC OUT line 102a and a -MIC OUT line 102b are connected across the bias resistor 92.
  • both of the microphone lines 102 may include a capacitor 104.
  • the microphone circuit 110 includes a bias resistor 112 which is connected to ground and to electret microphone circuit 116.
  • the electret microphone 116 is also connected to a voltage source 114 (providing a negative bias) and includes a two-terminal electret capsule 118 and a JFET 120.
  • a pair of microphone lines 122 seen as a +MIC OUT line 122a and a -MIC OUT line 122b are connected across the bias resistor 112.
  • both of the microphone lines 122 may include a capacitor 124.
  • the microphone circuit 130 includes a bias resistor 132 which is connected to ground and to electret microphone circuit 136.
  • the electret microphone 136 is also connected to a voltage source 134 (providing a positive bias) and includes a two-terminal electret capsule 138 and a JFET 140.
  • a pair of microphone lines 142 seen as a +MIC OUT line 142a and a -MIC OUT line 142b are connected across the bias resistor 132.
  • a capacitor 144 is located on the +MIC OUT line 142a.
  • the microphone circuit 150 includes a bias resistor 152 which is connected to a voltage source 154 (providing a positive bias) and to electret microphone circuit 156.
  • the electret microphone 156 is also connected to ground and includes a two-terminal electret capsule 158 and a JFET 160.
  • a pair of microphone lines 162, seen as a +MIC OUT line 162a and a -MIC OUT line 162b are connected across the bias resistor 152.
  • each microphone line 162 includes a capacitor 164 and the -MIC OUT line 162b also includes a resistor, or resistive element 166 although the capacitors 164 and resistive elements 166 are not mandatory components.
  • the microphone circuit 170 includes a bias resistor 172 which is connected to a voltage source 174 (providing a negative bias) and to electret microphone circuit 176.
  • the electret microphone 176 is also connected to ground and includes a two-terminal electret capsule 178 and a JFET 180.
  • a pair of microphone lines 182, seen as a +MIC OUT line 182a and a -MIC OUT line 182b are connected across the bias resistor 172.
  • each microphone line 182 includes a capacitor 184 and the -MIC OUT line 182b also includes a resistor, or resistive element 186.
  • the microphone circuit 190 includes a bias resistor 192 which is connected to ground and to electret microphone circuit 196.
  • the electret microphone 196 is also connected to a voltage source 194 (providing a negative bias) and includes a two-terminal electret capsule 198 and a JFET 200.
  • a pair of microphone lines 202 seen as a +MIC OUT line 202a and a -MIC OUT line 202b are connected across the bias resistor 192.
  • each microphone line 202 includes a capacitor 204 and the -MIC OUT line 202b also includes a resistor, or resistive element 206.
  • the microphone circuit 210 includes a bias resistor 212 which is connected to ground and to electret microphone circuit 216.
  • the electret microphone 216 is also connected to a voltage source 214 (providing a positive bias) and includes a two-terminal electret capsule 218 and a JFET 220.
  • a pair of microphone lines 222 seen as a +MIC OUT line 222a and a -MIC OUT line 222b are connected across the bias resistor 212.
  • both of the microphone lines 222 may include a capacitor 224 while the -MIC OUT line 222b also includes a resistive element, seen as resistor 226.
  • the microphone circuit 230 includes a bias resistor 232 which is connected to ground and to electret microphone circuit 236.
  • the electret microphone 236 is also connected to a voltage source 234 (providing a negative bias) and includes a two-terminal electret capsule 238 and a JFET 240.
  • a pair of microphone lines 242, seen as a +MIC OUT line 242a and a -MIC OUT line 242b are connected across the bias resistor 232.
  • both of the microphone lines 242 may include a capacitor 244 and the -MIC OUT line 242b includes a resistive element 246.
  • the microphone circuit 250 includes a bias resistor 252 which is connected to ground and to electret microphone circuit 256.
  • the electret microphone 256 is also connected to a voltage source 254 (providing a positive bias) and includes a two-terminal electret capsule 258 and a JFET 260.
  • a pair of microphone lines 262, seen as a +MIC OUT line 262a and a -MIC OUT line 262b are connected across the bias resistor 252.
  • a capacitor 264 is located on the +MIC OUT 262a along with a resistive element 266.
  • the JFET within the preamplifier when the JFET within the preamplifier is biased in a particular setup, the JFET functions as a current source with a high output impedance. This allows for a bias resistor with a higher resistive value to be implemented within the microphone circuit, thereby increasing the acoustic sensitivity of the microphone.
  • the resistive value for the bias resistor is selected so that after the voltage drop over the bias resistor there is enough voltage supplied to the JFET so that it does not go out of saturation.
  • a extra set of switches can be implemented within the microphone circuit as will be discussed below.
  • the headset 300 includes a pair of speakers 302, seen as a right headset speaker 302a and a left headset speaker 302b, and a microphone 304. Alternatively, the headset may include only one headphone.
  • the headset 300 further includes a jack (represented by wires 306) which may be inserted into a portable electronic device, such as via a port, in order to connect the headset with the device.
  • the jack includes four separate wires which are a left speaker audio line 306a, a right speaker audio line 306b, a ground signal line 306c and a microphone signal line 306d.
  • the left speaker 302b is connected to the left speaker audio line 306a and to the ground line 306c.
  • the right speaker 302a is connected to the right speaker audio line 306b and the ground signal line 306c while the microphone is connected to the microphone signal line 306d and the ground line 306c.
  • the left speaker audio line 306a is connected to a left headphone output signal (HPL) signal line 310 while the right speaker audio line 306b is connected to a right headphone output signal (HPR) signal line 312.
  • HPL left headphone output signal
  • HPR right headphone output signal
  • the lines are communicatively connected via the ports.
  • a MIC- line 318, such as the -MIC OUT line of Figures 2 to 13 is connected via a switch 320 to the ground signal line 306c.
  • the switches 316 and 320 enable the portable electronic device to support headsets that have ground and microphone signal reversed, as in Figure 15 .
  • a ground signal 322 is also connected via a switch 324 to the ground signal line 306c in Figure 14 .
  • a MIC Bias voltage signal 326 is connected to the microphone signal line 306d via a switch 327 after passing a resistor 328.
  • the switches 316 and 327 are set such that the MIC+ line 314 and the MIC Bias lines are connected to the microphone signal line 306c.
  • the switches 320 and 324 are set such that the MIC-line 318 and the ground reference voltage 322 are connected to the ground signal line 306c.
  • the switches 316 and 327 are set such that the MIC+ line 314 and MIC Bias are connected to the ground signal line 306c and switches 320 and 324 connect the MIC- line and the ground reference voltage 322 to the microphone line 306d.
  • the advantage of using separate switches for the microphone signals and for the ground current switch is that the voltage that will be generated over the ground switch will not be sensed by the microphone input terminals, since these switches are placed after the ground switch. This will be described in more detail with respect to Figure 16 .
  • Each of the pair of speakers 302 is connected to respective audio lines 304a and 304b which provide the audio signals to the user via the speakers 302.
  • the audio signals are generated by the portable electronic device and transmitted to the headset via the jack which is connected to the device, typically via a port.
  • FIG 16 a more detailed schematic of the connections between a portable electronic device and a headset is shown.
  • the headset is connected to a chip within the device.
  • the chip may be a switch matrix having ports for receiving the individual lines within the jack of the headset.
  • a video buffer or path (represented by amplifier 500) may also be connected to the microphone line 306d of the headset via a switch 502.
  • the video buffer or path is not a necessary part but may be included in various embodiments.
  • the MIC+ line 314 and the MIC- line 316 are connected to a low noise microphone pre-amplifier 504.
  • the MIC+ line 314 and the MIC- line 316 are connected to the microphone signal line 306d and the ground signal line 306c via a sensing circuit, such as a Kelvin sensing circuit 506.
  • a sensing circuit such as a Kelvin sensing circuit 506.
  • Kelvin sensing may be used on the microphone lines (MIC+ and MIC-) to reduce the affect on the microphone input by changes in or the ground signal 322, or ground potential itself.
  • the switch 324 for the ground line will still be modulated by signals from the headset, but the microphone shall use the signal before this switch 324 to reduce the effect of the modulation.
  • the microphone pre-amplifier 504 shall sense the differential signal at the jack, before the ground switch 324.
  • the switched microphone ground signal may be used in another configuration for reducing or eliminating any ground potential offset observed by the headset or the device (ground loop elimination)
  • this is most economically achieved via low-resistance switches for the ground switching, while somewhat larger resistance switches may be used for the separate set of switches used to carry the microphone signals.
  • a resistance of 0.5 ⁇ may be used for switching the ground line, while a resistance of 10 ⁇ may be used to switch the microphone lines.
  • a larger resistance may be used for the differential microphone input since the input impedance is high and the output from the microphone itself is also relatively high as compared to the headphone impedances.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Acoustics & Sound (AREA)
  • Signal Processing (AREA)
  • Circuit For Audible Band Transducer (AREA)
EP10193885.0A 2010-12-06 2010-12-06 Circuit de microphone différentiel Active EP2461604B1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP10193885.0A EP2461604B1 (fr) 2010-12-06 2010-12-06 Circuit de microphone différentiel
CA2759921A CA2759921C (fr) 2010-12-06 2011-11-30 Circuit de microphone differentiel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP10193885.0A EP2461604B1 (fr) 2010-12-06 2010-12-06 Circuit de microphone différentiel

Publications (2)

Publication Number Publication Date
EP2461604A1 true EP2461604A1 (fr) 2012-06-06
EP2461604B1 EP2461604B1 (fr) 2017-04-19

Family

ID=44041719

Family Applications (1)

Application Number Title Priority Date Filing Date
EP10193885.0A Active EP2461604B1 (fr) 2010-12-06 2010-12-06 Circuit de microphone différentiel

Country Status (2)

Country Link
EP (1) EP2461604B1 (fr)
CA (1) CA2759921C (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2863649A4 (fr) * 2012-06-16 2016-04-06 Tendyron Corp Dispositif et procédé pour la transmission d'un signal audio sur la liaison montante via une interface audio

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999057937A1 (fr) * 1998-05-06 1999-11-11 Veijo Matias Tuoriniemi Systeme de commande de casque d'ecoute permettant de commander un dispositif pourvu d'un microcontroleur
US20050147229A1 (en) * 2003-12-30 2005-07-07 King Jay S. Versatile circuit for interfacing with audio headsets

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999057937A1 (fr) * 1998-05-06 1999-11-11 Veijo Matias Tuoriniemi Systeme de commande de casque d'ecoute permettant de commander un dispositif pourvu d'un microcontroleur
US20050147229A1 (en) * 2003-12-30 2005-07-07 King Jay S. Versatile circuit for interfacing with audio headsets

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
JEROME JOHNSTON: "A collection of bridge transducer digitizer circuits", APPLICATION NOTE, 31 January 1995 (1995-01-31), Austin, Tx, USA, XP002639105, Retrieved from the Internet <URL:http://www.cirrus.com/cn/pubs/appNote/an31.pdf> [retrieved on 20110526] *
MAXIM: "Feature-Rich, Complete Audio Record/Playback for GSM/GPRS Cell Phones", APPLICATION NOTE, 12 September 2005 (2005-09-12), XP002639104, Retrieved from the Internet <URL:http://www.maxim-ic.com/app-notes/index.mvp/id/3573> [retrieved on 20110526] *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2863649A4 (fr) * 2012-06-16 2016-04-06 Tendyron Corp Dispositif et procédé pour la transmission d'un signal audio sur la liaison montante via une interface audio

Also Published As

Publication number Publication date
CA2759921A1 (fr) 2012-06-06
CA2759921C (fr) 2015-11-03
EP2461604B1 (fr) 2017-04-19

Similar Documents

Publication Publication Date Title
US9872103B2 (en) Microphone biasing circuitry and method thereof
US9338570B2 (en) Method and apparatus for an integrated headset switch with reduced crosstalk noise
US7800443B2 (en) Circuit arrangement for providing an analog signal, and electronic apparatus
KR101357984B1 (ko) 전자 장치 제어 시스템, 전자 장치 제어를 위한 복수의 수동 스위치를 구비한 오디오 부속물, 및 전자 장치 제어 방법
US9699542B2 (en) Headset amplification circuit with error voltage suppression
CN103096216B (zh) 一种音频处理电路和耳机
US9549248B2 (en) Method and apparatus for reducing crosstalk in an integrated headset
CN101534467A (zh) 电容式麦克风
CN203167245U (zh) 一种音频处理电路和耳机
US8750537B2 (en) Differential microphone circuit
TW201027909A (en) Voice sensing device
US20120140956A1 (en) Differential microphone circuit
CA2759921C (fr) Circuit de microphone differentiel
CN104865297A (zh) 一种湿度检测电路及移动终端
EP2461605A1 (fr) Circuit de microphone différentiel
US20060078134A1 (en) In-line microphone filter
CN207399486U (zh) 一种通过耳机麦克风插孔扩展的传音装置
US10340872B1 (en) Audio filter device for electronic interference with audio signals
CN203811566U (zh) 一种湿度检测电路及移动终端
CN112637735B (zh) 一种模拟信号的板级噪声消除电路及音频输出设备
CN201256446Y (zh) 多通道音频放大专用集成电路
CN111356063A (zh) 一种用于扬声器的音频滤波电路
JP3878884B2 (ja) ジャック回路、これを利用する携帯型電子機器および電話機
CN102006536A (zh) 音源转接器、耳机与音箱

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20101206

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

17Q First examination report despatched

Effective date: 20130315

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: BLACKBERRY LIMITED

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: BLACKBERRY LIMITED

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20161213

RIN1 Information on inventor provided before grant (corrected)

Inventor name: POULSEN, JENS KRISTIAN

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 886962

Country of ref document: AT

Kind code of ref document: T

Effective date: 20170515

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602010041622

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20170419

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 886962

Country of ref document: AT

Kind code of ref document: T

Effective date: 20170419

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170719

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170720

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170719

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170819

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 8

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602010041622

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

26N No opposition filed

Effective date: 20180122

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171206

Ref country code: MT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171206

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20171231

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171206

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171231

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171231

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171231

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20101206

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170419

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170419

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20231227

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20231227

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20231229

Year of fee payment: 14

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 602010041622

Country of ref document: DE

Ref country code: DE

Ref legal event code: R081

Ref document number: 602010041622

Country of ref document: DE

Owner name: MALIKIE INNOVATIONS LTD., IE

Free format text: FORMER OWNER: BLACKBERRY LIMITED, WATERLOO, ONTARIO, CA