EP2390835A3 - Dynamic load balancing in multiple video processing (VPU) systems - Google Patents

Dynamic load balancing in multiple video processing (VPU) systems Download PDF

Info

Publication number
EP2390835A3
EP2390835A3 EP11006901A EP11006901A EP2390835A3 EP 2390835 A3 EP2390835 A3 EP 2390835A3 EP 11006901 A EP11006901 A EP 11006901A EP 11006901 A EP11006901 A EP 11006901A EP 2390835 A3 EP2390835 A3 EP 2390835A3
Authority
EP
European Patent Office
Prior art keywords
systems
data
vpu
commands
load balancing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP11006901A
Other languages
German (de)
French (fr)
Other versions
EP2390835B1 (en
EP2390835A2 (en
Inventor
L. Jonathan Campbell
Maurice Ribble
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ATI Technologies ULC
Original Assignee
ATI Technologies ULC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ATI Technologies ULC filed Critical ATI Technologies ULC
Publication of EP2390835A2 publication Critical patent/EP2390835A2/en
Publication of EP2390835A3 publication Critical patent/EP2390835A3/en
Application granted granted Critical
Publication of EP2390835B1 publication Critical patent/EP2390835B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/005—General purpose rendering architectures

Abstract

Systems and methods are provided for processing data. The systems and methods include multiple processors that each couple to receive commands and data, where the commands and/or data correspond to frames of video that include multiple pixels. An interlink module is coupled to receive processed data corresponding to the frames from each of the processors. The interlink module divides a first frame into multiple frame portions by dividing pixels of the first frame using at least one balance point. The interlink module dynamically determines a position for the balance point that minimizes differences between the workload of the processors during processing of commands and/or data of one or more subsequent frames.
EP11006901.0A 2005-05-27 2006-05-26 Dynamic load balancing in multiple video processing (VPU) systems Active EP2390835B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/139,893 US7649537B2 (en) 2005-05-27 2005-05-27 Dynamic load balancing in multiple video processing unit (VPU) systems
PCT/IB2006/001468 WO2006126092A2 (en) 2005-05-27 2006-05-26 Dynamic load balancing in multiple video processing unit (vpu) systems
EP06765454A EP1899913B1 (en) 2005-05-27 2006-05-26 Dynamic load balancing in multiple video processing unit (vpu) systems

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
EP06765454A Division EP1899913B1 (en) 2005-05-27 2006-05-26 Dynamic load balancing in multiple video processing unit (vpu) systems
EP06765454.1 Division 2006-05-26

Publications (3)

Publication Number Publication Date
EP2390835A2 EP2390835A2 (en) 2011-11-30
EP2390835A3 true EP2390835A3 (en) 2012-10-10
EP2390835B1 EP2390835B1 (en) 2018-07-18

Family

ID=37199055

Family Applications (2)

Application Number Title Priority Date Filing Date
EP11006901.0A Active EP2390835B1 (en) 2005-05-27 2006-05-26 Dynamic load balancing in multiple video processing (VPU) systems
EP06765454A Active EP1899913B1 (en) 2005-05-27 2006-05-26 Dynamic load balancing in multiple video processing unit (vpu) systems

Family Applications After (1)

Application Number Title Priority Date Filing Date
EP06765454A Active EP1899913B1 (en) 2005-05-27 2006-05-26 Dynamic load balancing in multiple video processing unit (vpu) systems

Country Status (3)

Country Link
US (3) US7649537B2 (en)
EP (2) EP2390835B1 (en)
WO (1) WO2006126092A2 (en)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7649537B2 (en) 2005-05-27 2010-01-19 Ati Technologies, Inc. Dynamic load balancing in multiple video processing unit (VPU) systems
JP4779756B2 (en) * 2006-03-29 2011-09-28 カシオ計算機株式会社 Server apparatus and server control program in computer system
US20080036758A1 (en) * 2006-03-31 2008-02-14 Intelisum Inc. Systems and methods for determining a global or local position of a point of interest within a scene using a three-dimensional model of the scene
US7969443B2 (en) * 2006-08-01 2011-06-28 Nvidia Corporation System and method for dynamically processing content being communicated over a network for display purposes
US7961192B2 (en) * 2006-08-01 2011-06-14 Nvidia Corporation Multi-graphics processor system and method for processing content communicated over a network for display purposes
TWI369126B (en) 2006-08-01 2012-07-21 Nvidia Corp Multi-graphics processor system and method for processing content communicated over a network for display purposes
US8199155B2 (en) * 2006-11-22 2012-06-12 Nvidia Corporation System, method, and computer program product for saving power in a multi-graphics processor environment
US8537146B1 (en) * 2006-12-04 2013-09-17 Nvidia Corporation Methods and apparatus for toggling between graphics processing unit video scanouts
US8310491B2 (en) * 2007-06-07 2012-11-13 Apple Inc. Asynchronous notifications for concurrent graphics operations
TWI363969B (en) * 2008-04-30 2012-05-11 Asustek Comp Inc A computer system with data accessing bridge circuit
US8566487B2 (en) 2008-06-24 2013-10-22 Hartvig Ekner System and method for creating a scalable monolithic packet processing engine
US8319782B2 (en) * 2008-07-08 2012-11-27 Dell Products, Lp Systems and methods for providing scalable parallel graphics rendering capability for information handling systems
US8373709B2 (en) * 2008-10-03 2013-02-12 Ati Technologies Ulc Multi-processor architecture and method
US8892804B2 (en) 2008-10-03 2014-11-18 Advanced Micro Devices, Inc. Internal BUS bridge architecture and method in multi-processor systems
US8963931B2 (en) * 2009-09-10 2015-02-24 Advanced Micro Devices, Inc. Tiling compaction in multi-processor systems
CN102044053B (en) * 2009-10-20 2012-09-26 西安费斯达自动化工程有限公司 Inverse perspective mapping (IPM) method based on field programmable gate array (FPGA)
US8675002B1 (en) 2010-06-09 2014-03-18 Ati Technologies, Ulc Efficient approach for a unified command buffer
US20120001925A1 (en) * 2010-06-30 2012-01-05 Ati Technologies, Ulc Dynamic Feedback Load Balancing
US20120001905A1 (en) * 2010-06-30 2012-01-05 Ati Technologies, Ulc Seamless Integration of Multi-GPU Rendering
JP5823515B2 (en) * 2010-07-19 2015-11-25 エーティーアイ・テクノロジーズ・ユーエルシーＡｔｉ Ｔｅｃｈｎｏｌｏｇｉｅｓ Ｕｌｃ Displaying compressed supertile images
US8736695B2 (en) 2010-11-12 2014-05-27 Qualcomm Incorporated Parallel image processing using multiple processors
JP2013091222A (en) * 2011-10-25 2013-05-16 Canon Inc Image formation processing apparatus and image processing method
US9652194B2 (en) 2012-02-29 2017-05-16 Apple Inc. Cable with video processing capability
KR101889932B1 (en) 2012-07-25 2018-09-28 삼성전자주식회사 Apparatus and Method for photographing image
CN104838313B (en) * 2012-09-19 2018-01-05 富士胶片株式会社 Camera device and its control method
JP5753321B2 (en) * 2012-09-19 2015-07-22 富士フイルム株式会社 Imaging apparatus and focus confirmation display method
US9734548B2 (en) * 2012-10-26 2017-08-15 Nvidia Corporation Caching of adaptively sized cache tiles in a unified L2 cache with surface compression
CN103970190A (en) * 2013-01-25 2014-08-06 鸿富锦精密工业（深圳）有限公司 Mainboard with two display interfaces
ES2739887T3 (en) * 2014-01-22 2020-02-04 Lg Electronics Inc Method to perform power control, and user equipment
US8868808B1 (en) * 2014-03-26 2014-10-21 Cae Inc. Configurable simulator with a plurality of configurable modular cards
JP6325886B2 (en) * 2014-05-14 2018-05-16 オリンパス株式会社 Display processing apparatus and imaging apparatus
CN105467331B (en) * 2015-11-18 2018-09-04 深圳市中科源电子有限公司 A kind of multichannel isolated form electronic load and Test System On Power Aging
US10277911B2 (en) * 2016-01-22 2019-04-30 Wowza Media Systems, LLC Video processing workload management
EP3465605B1 (en) * 2016-05-27 2021-01-20 Analog Way S.A.S. A computer-implemented method for reducing video latency of a computer video processing system and computer program product thereto
US10540742B2 (en) * 2017-04-27 2020-01-21 Apple Inc. Image warping in an image processor
US10321109B1 (en) * 2017-06-13 2019-06-11 Vulcan Inc. Large volume video data transfer over limited capacity bus
US10419716B1 (en) 2017-06-28 2019-09-17 Vulcan Technologies Llc Ad-hoc dynamic capture of an immersive virtual reality experience
US11164283B1 (en) 2020-04-24 2021-11-02 Apple Inc. Local image warping in image processor using homography transform function
CN111830928B (en) * 2020-06-08 2021-07-30 杭州电子科技大学 Fuzzy test method for industrial control equipment firmware
CN116761018B (en) * 2023-08-18 2023-10-17 湖南马栏山视频先进技术研究院有限公司 Real-time rendering system based on cloud platform

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0712076A2 (en) * 1991-02-14 1996-05-15 Cray Research, Inc. System for distributed multiprocessor communication
US6191800B1 (en) * 1998-08-11 2001-02-20 International Business Machines Corporation Dynamic balancing of graphics workloads using a tiling strategy
US20050041031A1 (en) * 2003-08-18 2005-02-24 Nvidia Corporation Adaptive load balancing in a multi-processor graphics processing system

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1309198C (en) 1987-12-10 1992-10-20 Carlo J. Evangelisti Parallel rendering of smoothly shaded color triangles with anti-aliased edges for a three dimensional color display
US5428754A (en) 1988-03-23 1995-06-27 3Dlabs Ltd Computer system with clock shared between processors executing separate instruction streams
US5060170A (en) * 1989-08-09 1991-10-22 International Business Machines Corp. Space allocation and positioning method for screen display regions in a variable windowing system
US5459835A (en) 1990-06-26 1995-10-17 3D Labs Ltd. Graphics rendering systems
WO1992002884A1 (en) 1990-08-03 1992-02-20 Du Pont Pixel Systems Limited Data-array processing systems
GB2247596B (en) 1990-08-28 1995-03-01 Avesco Plc Video image formation
US5361370A (en) 1991-10-24 1994-11-01 Intel Corporation Single-instruction multiple-data processor having dual-ported local memory architecture for simultaneous data transmission on local memory ports and global port
US5539895A (en) * 1994-05-12 1996-07-23 International Business Machines Corporation Hierarchical computer cache system
US6359624B1 (en) 1996-02-02 2002-03-19 Kabushiki Kaisha Toshiba Apparatus having graphic processor for high speed performance
US6278645B1 (en) 1997-04-11 2001-08-21 3Dlabs Inc., Ltd. High speed video frame buffer
US6377266B1 (en) 1997-11-26 2002-04-23 3Dlabs Inc., Ltd. Bit BLT with multiple graphics processors
US6535218B1 (en) * 1998-05-21 2003-03-18 Mitsubishi Electric & Electronics Usa, Inc. Frame buffer memory for graphic processing
US6261319B1 (en) 1998-07-08 2001-07-17 Scimed Life Systems, Inc. Stent
WO2000004482A2 (en) 1998-07-17 2000-01-27 Intergraph Corporation Multi-processor graphics accelerator
WO2000004494A1 (en) 1998-07-17 2000-01-27 Intergraph Corporation Graphics processing system with multiple strip breakers
US6243107B1 (en) 1998-08-10 2001-06-05 3D Labs Inc., Ltd. Optimization of a graphics processor system when rendering images
US6677952B1 (en) 1999-06-09 2004-01-13 3Dlabs Inc., Ltd. Texture download DMA controller synching multiple independently-running rasterizers
US6816561B1 (en) 1999-08-06 2004-11-09 3Dlabs, Inc., Ltd Phase correction for multiple processors
US6624817B1 (en) * 1999-12-31 2003-09-23 Intel Corporation Symmetrical accelerated graphics port (AGP)
US6687744B1 (en) * 2000-05-02 2004-02-03 International Business Machines Corporation Data processing system and method for permitting a server computer system to function as a virtual keyboard to a client computer system
US6516971B1 (en) * 2000-10-30 2003-02-11 Nordson Corporation Apparatus and method of sensing temperature of an electric valve
US6809733B2 (en) * 2000-11-27 2004-10-26 Silicon Graphics, Inc. Swap buffer synchronization in a distributed rendering system
US6720975B1 (en) 2001-10-17 2004-04-13 Nvidia Corporation Super-sampling and multi-sampling system and method for antialiasing
US6920618B2 (en) * 2001-12-21 2005-07-19 Hewlett-Packard Development Company, L.P. System and method for configuring graphics pipelines in a computer graphical display system
US6727904B2 (en) * 2002-03-01 2004-04-27 Hewlett-Packard Development Company, L.P. System and method for rendering graphical data
US6988187B2 (en) 2002-03-21 2006-01-17 Sony Computer Entertainment Inc. Counting instructions to skip in superscaler processor
US6885376B2 (en) 2002-12-30 2005-04-26 Silicon Graphics, Inc. System, method, and computer program product for near-real time load balancing across multiple rendering pipelines
US7120816B2 (en) 2003-04-17 2006-10-10 Nvidia Corporation Method for testing synchronization and connection status of a graphics processing unit module
US7119808B2 (en) 2003-07-15 2006-10-10 Alienware Labs Corp. Multiple parallel processor computer graphics system
US6956579B1 (en) 2003-08-18 2005-10-18 Nvidia Corporation Private addressing in a multi-processor graphics processing system
US8941668B2 (en) * 2004-06-25 2015-01-27 Nvidia Corporation Method and system for a scalable discrete graphics system
US7649537B2 (en) * 2005-05-27 2010-01-19 Ati Technologies, Inc. Dynamic load balancing in multiple video processing unit (VPU) systems
US8054314B2 (en) * 2005-05-27 2011-11-08 Ati Technologies, Inc. Applying non-homogeneous properties to multiple video processing units (VPUs)

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0712076A2 (en) * 1991-02-14 1996-05-15 Cray Research, Inc. System for distributed multiprocessor communication
US6191800B1 (en) * 1998-08-11 2001-02-20 International Business Machines Corporation Dynamic balancing of graphics workloads using a tiling strategy
US20050041031A1 (en) * 2003-08-18 2005-02-24 Nvidia Corporation Adaptive load balancing in a multi-processor graphics processing system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
SCOTT WHITMAN: "DYNAMIC LOAD BALANCING FOR PARALLEL POLYGON RENDERING", IEEE COMPUTER GRAPHICS AND APPLICATIONS, IEEE SERVICE CENTER, NEW YORK, NY, US, vol. 14, no. 4, 1 July 1994 (1994-07-01), pages 41 - 48, XP000509479, ISSN: 0272-1716 *
YUNG N H C ET AL: "Fast and parallel video encoding by workload balancing", SYSTEMS, MAN, AND CYBERNETICS, 1998. 1998 IEEE INTERNATIONAL CONFERENCE ON SAN DIEGO, CA, USA 11-14 OCT. 1998, NEW YORK, NY, USA,IEEE, US, vol. 5, 11 October 1998 (1998-10-11), pages 4642 - 4647, XP010311236, ISBN: 0-7803-4778-1 *

Also Published As

Publication number Publication date
US8400457B2 (en) 2013-03-19
US20060267989A1 (en) 2006-11-30
US20100085365A1 (en) 2010-04-08
EP1899913B1 (en) 2011-10-05
EP1899913A2 (en) 2008-03-19
US7649537B2 (en) 2010-01-19
US20130147814A1 (en) 2013-06-13
WO2006126092A3 (en) 2007-04-26
EP2390835B1 (en) 2018-07-18
US8654133B2 (en) 2014-02-18
WO2006126092A2 (en) 2006-11-30
EP2390835A2 (en) 2011-11-30

Similar Documents

Publication Publication Date Title
EP2390835A3 (en) Dynamic load balancing in multiple video processing (VPU) systems
EP2280379A3 (en) Frame synchronization in multiple video processing unit (VPU) systems
WO2006126090A3 (en) APPLYING NON-HOMOGENEOUS PROPERTIES TO MULTIPLE VIDEO PROCESSING UNITS (VPUs)
EP1921583A3 (en) Graphics processing apparatus
EP1785804A3 (en) Computer docking system and method
EP1401172A3 (en) System and method for handling frames in multiple stack environments
WO2005072162A3 (en) Image processing system and method with dynamically controlled pixel processing
EP1647924A3 (en) Method and apparatus for increasing processing speed using quantum coprocessor
EP2757792A3 (en) Synchronized transmission of audio and video data from a computer to a client via an interface
EP2058732A3 (en) Image processing method and system
EP1736871A3 (en) System for executing code during operating system initialization
EP1784021A3 (en) Video processing with multiple graphics processing units
WO2007031946A3 (en) Medical image processing
WO2007149322A3 (en) System and method for displaying images
EP1871109A3 (en) Sub-frame metadata distribution server
WO2002099748A3 (en) Method and system for processing images for a check sorter
EP1276315A3 (en) A method for processing a digital image to adjust brightness
WO2007127446A3 (en) Burn-in control
EP1770520A3 (en) Operating cell processors over a network
EP1780674A3 (en) Image processing device and method for determination of image quality
WO2002025950A3 (en) Load balancing and mode selection in a multi-processor video transcoder
EP1555614A3 (en) Method and apparatus for determining processor utilization
EP3672226A3 (en) Method and apparatus for regulating resource consumption by one or more sensors of a sensor array
EP2023579A3 (en) Extensible web services system
EP1471699A3 (en) Frame processing

Legal Events

Date Code Title Description
AC Divisional application: reference to earlier application

Ref document number: 1899913

Country of ref document: EP

Kind code of ref document: P

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

RIN1 Information on inventor provided before grant (corrected)

Inventor name: RIBBLE, MAURICE

Inventor name: CAMPBELL, L. JONATHAN

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

RIC1 Information provided on ipc code assigned before grant

Ipc: G06T 1/20 20060101AFI20120903BHEP

Ipc: G06T 15/00 20110101ALI20120903BHEP

17P Request for examination filed

Effective date: 20130404

17Q First examination report despatched

Effective date: 20131113

GRAJ Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR1

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RIN1 Information on inventor provided before grant (corrected)

Inventor name: RIBBLE, MAURICE

Inventor name: CAMPBELL, JONATHAN L.

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: ATI TECHNOLOGIES, INC.

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20180131

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AC Divisional application: reference to earlier application

Ref document number: 1899913

Country of ref document: EP

Kind code of ref document: P

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602006055875

Country of ref document: DE

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602006055875

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20190423

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190531

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230530

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20220627

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230528

Year of fee payment: 18