EP2383620A1 - System for timing a sports competition using two chronometer devices - Google Patents

System for timing a sports competition using two chronometer devices Download PDF

Info

Publication number
EP2383620A1
EP2383620A1 EP10161103A EP10161103A EP2383620A1 EP 2383620 A1 EP2383620 A1 EP 2383620A1 EP 10161103 A EP10161103 A EP 10161103A EP 10161103 A EP10161103 A EP 10161103A EP 2383620 A1 EP2383620 A1 EP 2383620A1
Authority
EP
European Patent Office
Prior art keywords
timing
voltage
time base
phase
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP10161103A
Other languages
German (de)
French (fr)
Other versions
EP2383620B1 (en
Inventor
Fabien Blondeau
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Swiss Timing Ltd
Original Assignee
Swiss Timing Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Swiss Timing Ltd filed Critical Swiss Timing Ltd
Priority to ES10161103T priority Critical patent/ES2425889T3/en
Priority to EP10161103.6A priority patent/EP2383620B1/en
Priority to CA2734990A priority patent/CA2734990C/en
Priority to AU2011201403A priority patent/AU2011201403B2/en
Priority to US13/085,852 priority patent/US8559276B2/en
Priority to JP2011096906A priority patent/JP5323120B2/en
Priority to CN201110104920.4A priority patent/CN102236917B/en
Publication of EP2383620A1 publication Critical patent/EP2383620A1/en
Priority to HK12104337.0A priority patent/HK1163902A1/en
Application granted granted Critical
Publication of EP2383620B1 publication Critical patent/EP2383620B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G04—HOROLOGY
    • G04G—ELECTRONIC TIME-PIECES
    • G04G7/00—Synchronisation

Definitions

  • a sports competition timing system includes a main timing device and a secondary timing device.
  • the two timing devices are capable of operating in parallel as soon as the signaling of a start pulse of a sports race. Both devices are therefore able to provide race times to meet any problem of any of the timing devices.
  • timing devices each of which has its own initially calibrated time base, has become necessary for the timing of a major sporting event, such as for example a ski race.
  • the two timing devices operate independently of each other, but receive the same starting pulse of a stroke provided via a starting gate.
  • the timing devices also receive the same timing stopping pulse of a race as soon as the finish line passes through the competitor.
  • the running times of the two timing devices can be memorized in a well-known manner for each competitor.
  • the time of one or more races including the main device can be displayed on a display screen, which can be visible to spectators.
  • timing devices For both timing devices, it is performed, only a calibration of each time base initially for example in the factory before the start of the timing system for the smooth running of the sports competition. Thanks to the operation of the two timing devices, which can be arranged in one and the same timing system apparatus, this ensures continuity of timing in the event of a failure of one of the devices.
  • the time bases of the two devices may vary slightly. This can lead to the measurement of two times rounded to the hundredth or thousandth, which are different. This is therefore a disadvantage of such a timing system, which must ensure a high accuracy of time measurement.
  • the invention therefore aims to overcome the disadvantages of the state of the art by providing a timing system with at least two timing devices, which allow to maintain with great precision the identical timing of the two time bases throughout the sport competition.
  • the invention relates to a timing system for a sports competition, cited above, which comprises the features defined in the independent claim 1.
  • An advantage of the timing system lies in the fact that the two time bases are synchronized with respect to each other.
  • the second time base is synchronized by means of the first time base. This makes it possible to precisely adjust the frequency of the timing signals or the timing of the two time bases during the entire operating period provided that the two timing devices function correctly. An automatic control of the coherences of the time bases is thus operated.
  • the timing system 1 comprises in addition to other well-known components, a main timing device 2 and a secondary timing device 3.
  • the main timing device 2 comprises a first time base 4, while the secondary timing device 3 comprises a second time base 5.
  • Each time base 4 and 5 is provided with a quartz oscillator stage calibrated at a frequency for example of the order of 10 MHz.
  • the second time base 5 according to the invention is synchronized with the first time base 4 by means of a reference timing signal CLKref provided by the first time base 4.
  • This reference timing signal CLKref can be defined with a frequency of the order of 10 MHz and is normally equivalent to the first timing signal or timing CLK_T1 provided by the main timing device 2.
  • the secondary timing device 3 provides a second timing signal or timing CLK_T2, which must be identical at the first timing signal or timing.
  • the frequency difference between the two time bases 4 and 5 once calibrated can be defined less than 0.2. ppm, preferably less than 0.1 ppm.
  • the two timing devices 2 and 3 with the two time bases 4 and 5 are put into operation in particular before the start of the sports competition so as to ensure good stability of the various electronic components.
  • the two timing devices 2 and 3 are mounted in the same electronic device not shown in the timing system 1, rather than in two separate devices.
  • This apparatus generally has, and in a known manner, different jacks for connection to other electronic devices or other timing devices, as well as a set of buttons for activating certain particular functions of the apparatus.
  • a selection of one of the timing devices 2 and 3 can also be performed by pressing at least one corresponding button of the device especially in case of failure of one of the devices. It can be selected which timing device should provide the time of a race to a display screen for example.
  • the apparatus with the two timing devices 2 and 3 in operation can be connected in particular by cable or wirelessly to a starting gate. As soon as the starting gate is open, a start pulse Imp of a race is transmitted to the two timing devices to start measuring the time of a race. A stop pulse, not shown, of the measurement of the time of a race, is also provided to the two timing devices 2 and 3 during the passage of the finish line of the competitor. Several running times can be stored in each timing device or in memory units of the devices connected to the two devices.
  • the second time base 5 is synchronized by means of the reference timing signal CLKref provided by the first time base so that the second timing signal CLK_T2 provided by the second time base time base has a frequency equivalent to the first timing signal of the main timing device.
  • the second time base 5 thus includes a phase locked loop, which is usually referred to as PLL, for synchronizing the second time base 5 with the first time base.
  • PLL phase locked loop
  • each timebase mainly comprises a reference voltage generator Vref 10, which supplies a reference voltage Vref at the input of a voltage controlled oscillator VCO 12.
  • This voltage controlled oscillator 12 can thus generate on the basis of this reference voltage Vref, a timing signal at a frequency close to 10 MHz.
  • the reference voltage is very well controlled to ensure good frequency accuracy of each timing signal.
  • the phase-locked loop of the second time base 5 comprises a phase and frequency detector 13 for comparing the reference timing signal CLKref with the second timing signal CLK_T2 generated by the voltage-controlled oscillator 12.
  • the result of this comparison in the detector is provided to a filter element, which is preferably a traditional low-pass filter 14.
  • a filter element which is a simple integrator.
  • the difference initially observed between the reference timing signal CLKref and the second timing signal CLK_T2 is corrected by an adaptation voltage supplied at the output of the low-pass filter 14. If the two delay signals have a frequency identical to the start normally this adaptation voltage is in principle equal to 0 V.
  • the matching voltage at the output of the low-pass filter 14 must be supplied to the voltage-controlled oscillator 12 in order to adapt the frequency of the second timing signal CLK_T2 as hoped.
  • the adaptation voltage is added by a conventional adder 11 to the reference voltage Vref.
  • This adaptation voltage is supplied to the adder 11 via a switch 17 switched in this control phase to connect the low-pass filter 14 to the adder 11.
  • the locking loop is in a closed state with the switch 17 switched to connect the output of the low-pass filter 14 to the adder 11.
  • the second time base 5 further comprises a voltage comparator 15 connected to the output of the low-pass filter 14 so as to compare the adaptation voltage with a permissible voltage threshold. If this adaptation voltage is above the predetermined threshold of admissible voltage, a control signal is supplied to a flip-flop of the RS 16 type, so that the flip-flop imposes the opening of the switch 17. The control signal is preferentially applied to the reset input R of the RS flip-flop 16. When switching from the "0" state to the "1" state of the control signal, when the matching voltage is above the threshold admitted, the control signal imposes on the flip-flop the setting to 0 of its output Q, which is used to control the switch 17. The setting to 0 of the output Q has the consequence of opening the switch 17.
  • closing of the switch 17 is imposed by the transition from the state "0" to the state "1", to the entry of setting 1 S of the rocker RS 16.
  • a command Lo is applied initially to the input S of the flip-flop 16 when the timing devices are turned on, which has the consequence of closing the phaseclocked loop. as desired.
  • the opening of the switch 17 imposed by the output signal Q in state "0" of the flip-flop 16 has the effect of opening the phase-locked loop.
  • a voltage x is added to the reference voltage Vref to adapt the frequency of the second delay signal generated by the voltage-controlled oscillator 12.
  • this voltage x is equal to 0 V, which corresponds to the initial calibration situation.
  • this voltage x it may be conceivable for this voltage x to be set to a permissible adaptation voltage value, when the locking loop phase is in a closed position.
  • the permissible adaptation voltage value corresponds to the permissible frequency difference between the frequency of the reference delay signal CLKref and the initial frequency of the second delay signal. This frequency difference can be defined less than 0.2 ppm and preferably less than 0.1 ppm.
  • the first time base of the main timing device may have a problem that may lead to a poor measurement of the time of a race.
  • the frequency of the reference timing signal CLKref departs significantly from an initial reference frequency, which corresponds to the initial frequency of the second timing signal CLK_T2 generated by the voltage-controlled oscillator 12.
  • the output adaptation of the low-pass filter 14 thus passes above the voltage threshold of the comparator 15.
  • This initial frequency of the second delay signal is therefore based solely on the reference voltage Vref applied to the input of the controlled oscillator. tension 12.
  • the secondary timing device disengages from the main device for all subsequent measurements of the running time.
  • the second time base 5 it is therefore possible to control the good functionality of the main timing device.
  • a good synchronization of the second time base 5 is also performed as expected by means of the first time base.
  • the secondary timing device which necessitates leaving the timing management to the main timing device.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Measurement Of Unknown Time Intervals (AREA)
  • Electric Clocks (AREA)

Abstract

The timing system (1) has a main timing device (2) with a first time base (4) and a secondary timing device (3) having a second time base (5). The timing devices operate in parallel when the timing system is enabled and both are arranged such that the two time bases are synchronized with each other in normal operating mode. The second time base is synchronized via a reference timer signal (CLKref) supplied by first time base. The main timing device supplies the first timer or clock signal (CLK T1) and the secondary timing device supplies a second timer or clock signal (CLK T2).

Description

L'invention concerne un système de chronométrage d'une compétition sportive, qui comprend un dispositif de chronométrage principal et un dispositif de chronométrage secondaire. Les deux dispositifs de chronométrage sont susceptibles de fonctionner en parallèle dès le signalement d'une impulsion de départ d'une course sportive. Les deux dispositifs sont donc en mesure de fournir des temps de course pour subvenir à tout problème éventuel de l'un des dispositifs de chronométrage.A sports competition timing system includes a main timing device and a secondary timing device. The two timing devices are capable of operating in parallel as soon as the signaling of a start pulse of a sports race. Both devices are therefore able to provide race times to meet any problem of any of the timing devices.

L'utilisation d'au moins deux dispositifs de chronométrage, qui disposent chacun d'une propre base de temps initialement calibrée, est devenue nécessaire pour le chronométrage d'une compétition sportive importante, telle que par exemple une course de ski. Les deux dispositifs de chronométrage fonctionnent indépendamment l'un de l'autre, mais reçoivent une même impulsion de départ d'une course fournie par l'intermédiaire d'un portillon de départ. Les dispositifs de chronométrage reçoivent également une même impulsion d'arrêt du chronométrage d'une course dès le passage de la ligne d'arrivée par le compétiteur. Les temps de course des deux dispositifs de chronométrage peuvent être mémorisés de manière bien connue pour chaque compétiteur. De plus, le temps d'une ou plusieurs courses notamment du dispositif principal peut être affiché sur un écran d'affichage, qui peut être visible pour des spectateurs.The use of at least two timing devices, each of which has its own initially calibrated time base, has become necessary for the timing of a major sporting event, such as for example a ski race. The two timing devices operate independently of each other, but receive the same starting pulse of a stroke provided via a starting gate. The timing devices also receive the same timing stopping pulse of a race as soon as the finish line passes through the competitor. The running times of the two timing devices can be memorized in a well-known manner for each competitor. In addition, the time of one or more races including the main device can be displayed on a display screen, which can be visible to spectators.

Pour les deux dispositifs de chronométrage, il n'est effectué, qu'un calibrage de chaque base de temps initialement par exemple en usine avant la mise en fonction du système de chronométrage pour le bon déroulement de la compétition sportive. Grâce au fonctionnement des deux dispositifs de chronométrage, qui peuvent être disposés dans un même appareil du système de chronométrage, cela permet d'assurer une continuité du chronométrage dans le cas d'une défaillance d'un des dispositifs. Cependant durant toute la compétition sportive, les bases de temps des deux dispositifs peuvent varier légèrement. Ceci peut conduire à la mesure de deux temps arrondis au centième ou au millième, qui sont différents. Cela constitue donc un inconvénient d'un tel système de chronométrage, qui doit garantir une grande précision de mesure du temps.For both timing devices, it is performed, only a calibration of each time base initially for example in the factory before the start of the timing system for the smooth running of the sports competition. Thanks to the operation of the two timing devices, which can be arranged in one and the same timing system apparatus, this ensures continuity of timing in the event of a failure of one of the devices. However throughout the sporting competition, the time bases of the two devices may vary slightly. This can lead to the measurement of two times rounded to the hundredth or thousandth, which are different. This is therefore a disadvantage of such a timing system, which must ensure a high accuracy of time measurement.

L'invention a donc pour but de pallier aux inconvénients de l'état de la technique en fournissant un système de chronométrage à au moins deux dispositifs de chronométrage, qui permettent de maintenir avec grande précision la temporisation identique des deux bases de temps durant toute la compétition sportive.The invention therefore aims to overcome the disadvantages of the state of the art by providing a timing system with at least two timing devices, which allow to maintain with great precision the identical timing of the two time bases throughout the sport competition.

A cet effet, l'invention concerne un système de chronométrage pour une compétition sportive, cité ci-devant, qui comprend les caractéristiques définies dans la revendication indépendante 1.To this end, the invention relates to a timing system for a sports competition, cited above, which comprises the features defined in the independent claim 1.

Des formes d'exécution particulières du système de chronométrage sont définies dans les revendications dépendantes 2 à 7.Particular embodiments of the timing system are defined in dependent claims 2 to 7.

Un avantage du système de chronométrage réside dans le fait que les deux bases de temps sont synchronisées l'une par rapport à l'autre. De préférence, la seconde base de temps est synchronisée au moyen de la première base de temps. Ceci permet d'adapter précisément la fréquence des signaux de temporisation ou cadencement des deux bases de temps durant toute la durée de fonctionnement pour autant que les deux dispositifs de chronométrage fonctionnent correctement. Un contrôle automatique des cohérences des bases de temps est ainsi opéré.An advantage of the timing system lies in the fact that the two time bases are synchronized with respect to each other. Preferably, the second time base is synchronized by means of the first time base. This makes it possible to precisely adjust the frequency of the timing signals or the timing of the two time bases during the entire operating period provided that the two timing devices function correctly. An automatic control of the coherences of the time bases is thus operated.

Les buts, avantages et caractéristiques du système de chronométrage d'une compétition sportive apparaîtront mieux dans la description suivante d'au moins une forme d'exécution non limitative illustrée par les dessins sur lesquels :

  • la figure 1 représente schématiquement deux dispositifs de chronométrage du système de chronométrage selon l'invention, et
  • la figure 2 représente de manière simplifiée les différents éléments de la seconde base de temps du dispositif de chronométrage secondaire du système de chronométrage selon l'invention.
The aims, advantages and characteristics of the timing system of a sports competition will appear better in the following description of at least one non-limitative embodiment illustrated by the drawings in which:
  • the figure 1 schematically represents two timing devices of the timing system according to the invention, and
  • the figure 2 represents in a simplified manner the different elements of the second time base of the secondary timing device of the timing system according to the invention.

Dans la description suivante, tous les éléments du système de chronométrage pour une compétition sportive, qui sont bien connus de l'homme du métier dans ce domaine technique ne seront relatés que de manière simplifiée. Il est fait référence principalement à deux dispositifs de chronométrage du système de chronométrage, même si plusieurs autres dispositifs de chronométrage peuvent être connectés encore en parallèle.In the following description, all the elements of the timing system for a sports competition, which are well known to those skilled in this technical field will be reported in a simplified manner. Reference is mainly made to two timing devices of the timing system, although several other timing devices may be connected in parallel.

A la figure 1, il est représenté schématiquement un système de chronométrage 1 destiné à être utilisé pour une compétition sportive, telle qu'une course de ski. Le système de chronométrage 1 comprend en plus d'autres composants bien connus, un dispositif de chronométrage principal 2 et un dispositif de chronométrage secondaire 3. Le dispositif de chronométrage principal 2 comprend une première base de temps 4, alors que le dispositif de chronométrage secondaire 3 comprend une seconde base de temps 5. Chaque base de temps 4 et 5 est munie d'un étage oscillateur à quartz calibré à une fréquence par exemple de l'ordre de 10 MHz. La seconde base de temps 5 est selon l'invention synchronisée à la première base de temps 4 au moyen d'un signal de temporisation de référence CLKref fourni par la première base de temps 4. Ce signal de temporisation de référence CLKref peut être défini avec une fréquence de l'ordre de 10 MHz et est normalement équivalent au premier signal de temporisation ou cadencement CLK_T1 fourni par le dispositif de chronométrage principal 2. Le dispositif de chronométrage secondaire 3 fournit un second signal de temporisation ou cadencement CLK_T2, qui doit être identique au premier signal de temporisation ou cadencement.To the figure 1 it is diagrammatically represented a timing system 1 intended to be used for a sports competition, such as a ski race. The timing system 1 comprises in addition to other well-known components, a main timing device 2 and a secondary timing device 3. The main timing device 2 comprises a first time base 4, while the secondary timing device 3 comprises a second time base 5. Each time base 4 and 5 is provided with a quartz oscillator stage calibrated at a frequency for example of the order of 10 MHz. The second time base 5 according to the invention is synchronized with the first time base 4 by means of a reference timing signal CLKref provided by the first time base 4. This reference timing signal CLKref can be defined with a frequency of the order of 10 MHz and is normally equivalent to the first timing signal or timing CLK_T1 provided by the main timing device 2. The secondary timing device 3 provides a second timing signal or timing CLK_T2, which must be identical at the first timing signal or timing.

A titre d'exemple uniquement, l'écart de fréquence entre les deux bases de temps 4 et 5 une fois calibrées, peut être défini inférieur à 0.2 ppm, de préférence inférieur à 0.1 ppm. Les deux dispositifs de chronométrage 2 et 3 avec les deux bases de temps 4 et 5 sont mis en fonction notamment avant le début de la compétition sportive de manière à assurer une bonne stabilité des différents composants électroniques.By way of example only, the frequency difference between the two time bases 4 and 5 once calibrated can be defined less than 0.2. ppm, preferably less than 0.1 ppm. The two timing devices 2 and 3 with the two time bases 4 and 5 are put into operation in particular before the start of the sports competition so as to ensure good stability of the various electronic components.

Il est à noter qu'il peut être prévu que les deux dispositifs de chronométrage 2 et 3 soient montés dans un même appareil électronique non représenté du système de chronométrage 1, plutôt que dans deux appareils séparés. Cet appareil dispose généralement et de manière connue, de différentes prises de connexion à d'autres appareils électroniques ou d'autres dispositifs de chronométrage, ainsi que d'un ensemble de boutons pour activer certaines fonctions particulières de l'appareil. Une sélection d'un des dispositifs de chronométrage 2 et 3 peut aussi être effectuée en pressant au moins un bouton correspondant de l'appareil notamment en cas de défaillance d'un des dispositifs. Il peut être sélectionné quel dispositif de chronométrage doit fournir le temps d'une course à un écran d'affichage par exemple.It should be noted that it may be provided that the two timing devices 2 and 3 are mounted in the same electronic device not shown in the timing system 1, rather than in two separate devices. This apparatus generally has, and in a known manner, different jacks for connection to other electronic devices or other timing devices, as well as a set of buttons for activating certain particular functions of the apparatus. A selection of one of the timing devices 2 and 3 can also be performed by pressing at least one corresponding button of the device especially in case of failure of one of the devices. It can be selected which timing device should provide the time of a race to a display screen for example.

L'appareil avec les deux dispositifs de chronométrage 2 et 3 en fonction, peut être relié notamment par câble ou sans fil à un portillon de départ. Dès que le portillon de départ est ouvert, une impulsion de départ Imp d'une course est transmise aux deux dispositifs de chronométrage pour débuter la mesure du temps d'une course. Une impulsion d'arrêt, non représentée, de la mesure du temps d'une course, est également fournie aux deux dispositifs de chronométrage 2 et 3 lors du passage de la ligne d'arrivée du compétiteur. Plusieurs temps de course peuvent être mémorisés dans chaque dispositif de chronométrage ou dans des unités mémoire des appareils reliés aux deux dispositifs.The apparatus with the two timing devices 2 and 3 in operation can be connected in particular by cable or wirelessly to a starting gate. As soon as the starting gate is open, a start pulse Imp of a race is transmitted to the two timing devices to start measuring the time of a race. A stop pulse, not shown, of the measurement of the time of a race, is also provided to the two timing devices 2 and 3 during the passage of the finish line of the competitor. Several running times can be stored in each timing device or in memory units of the devices connected to the two devices.

A la figure 2, il est représenté de manière simplifiée les différents éléments de la seconde base de temps 5 du dispositif de chronométrage. La seconde base de temps 5 est synchronisée au moyen du signal de temporisation de référence CLKref fourni par la première base de temps pour que le second signal de temporisation CLK_T2 fourni par la seconde base de temps ait une fréquence équivalente au premier signal de temporisation du dispositif de chronométrage principal.To the figure 2 , it is represented in a simplified manner the different elements of the second time base 5 of the timing device. The second time base 5 is synchronized by means of the reference timing signal CLKref provided by the first time base so that the second timing signal CLK_T2 provided by the second time base time base has a frequency equivalent to the first timing signal of the main timing device.

La seconde base de temps 5 comprend donc une boucle à verrouillage de phase, qui est habituellement désignée PLL, pour opérer la synchronisation de la seconde base de temps 5 avec la première base de temps. Normalement chaque base de temps comprend principalement un générateur de tension de référence Vref 10, qui fournit une tension de référence Vref à l'entrée d'un oscillateur commandé en tension VCO 12. Cet oscillateur commandé en tension 12 peut ainsi générer sur la base de cette tension de référence Vref, un signal de temporisation à fréquence voisine de 10 MHz. La tension de référence est très bien contrôlée pour garantir une bonne précision en fréquence de chaque signal de temporisation.The second time base 5 thus includes a phase locked loop, which is usually referred to as PLL, for synchronizing the second time base 5 with the first time base. Normally each timebase mainly comprises a reference voltage generator Vref 10, which supplies a reference voltage Vref at the input of a voltage controlled oscillator VCO 12. This voltage controlled oscillator 12 can thus generate on the basis of this reference voltage Vref, a timing signal at a frequency close to 10 MHz. The reference voltage is very well controlled to ensure good frequency accuracy of each timing signal.

La boucle à verrouillage de phase de la seconde base de temps 5 comprend un détecteur de phase et fréquence 13 pour comparer le signal de temporisation de référence CLKref avec le second signal de temporisation CLK_T2 généré par l'oscillateur commandé en tension 12. Le résultat de cette comparaison dans le détecteur est fourni à un élément de filtrage, qui est de préférence un filtre passe-bas traditionnel 14. Cependant, il peut aussi être concevable d'avoir un élément de filtrage, qui est un simple intégrateur. L'écart constaté initialement entre le signal de temporisation de référence CLKref et le second signal de temporisation CLK_T2 est corrigé par une tension d'adaptation fournie en sortie du filtre passe-bas 14. Si les deux signaux de temporisation ont une fréquence identique au départ, normalement cette tension d'adaptation est en principe égale à 0 V.The phase-locked loop of the second time base 5 comprises a phase and frequency detector 13 for comparing the reference timing signal CLKref with the second timing signal CLK_T2 generated by the voltage-controlled oscillator 12. The result of this comparison in the detector is provided to a filter element, which is preferably a traditional low-pass filter 14. However, it may also be conceivable to have a filter element, which is a simple integrator. The difference initially observed between the reference timing signal CLKref and the second timing signal CLK_T2 is corrected by an adaptation voltage supplied at the output of the low-pass filter 14. If the two delay signals have a frequency identical to the start normally this adaptation voltage is in principle equal to 0 V.

La tension d'adaptation en sortie du filtre passe-bas 14 doit être fournie à l'oscillateur commandé en tension 12 pour adapter la fréquence du second signal de temporisation CLK_T2 comme espéré. Pour ce faire, la tension d'adaptation est additionnée par un additionneur traditionnel 11 à la tension de référence Vref. Cette tension d'adaptation est fournie à l'additionneur 11 par l'intermédiaire d'un interrupteur 17 commuté dans cette phase de contrôle pour relier le filtre passe-bas 14 à l'additionneur 11. Tant que la tension d'adaptation est en dessous d'un seuil prédéfini, la boucle de verrouillage est dans un état fermé avec l'interrupteur 17 commuté pour relier la sortie du filtre passe-bas 14 à l'additionneur 11.The matching voltage at the output of the low-pass filter 14 must be supplied to the voltage-controlled oscillator 12 in order to adapt the frequency of the second timing signal CLK_T2 as hoped. To do this, the adaptation voltage is added by a conventional adder 11 to the reference voltage Vref. This adaptation voltage is supplied to the adder 11 via a switch 17 switched in this control phase to connect the low-pass filter 14 to the adder 11. As long as the adaptation voltage is below a predefined threshold, the locking loop is in a closed state with the switch 17 switched to connect the output of the low-pass filter 14 to the adder 11.

La seconde base de temps 5 comprend encore un comparateur de tension 15 relié à la sortie du filtre passe-bas 14 de manière à comparer la tension d'adaptation à un seuil de tension admissible. Si cette tension d'adaptation est au-dessus du seuil prédéfini de tension admise, un signal de commande est fourni à une bascule du type RS 16, pour que la bascule impose l'ouverture de l'interrupteur 17. Le signal de commande est préférentiellement appliqué à l'entrée de mise à zéro R de la bascule RS 16. Lors du passage de l'état "0" à l'état "1" du signal de commande, lorsque la tension d'adaptation est au-dessus du seuil admis, le signal de commande impose à la bascule la mise à 0 de sa sortie Q, qui est utilisée pour commander l'interrupteur 17. La mise à 0 de la sortie Q a pour conséquence d'ouvrir l'interrupteur 17. La fermeture de l'interrupteur 17 est imposée par le passage de l'état "0" à l'état "1 ", à l'entrée de mise à 1 S de la bascule RS 16. Une commande Lo est appliquée initialement à l'entrée S de la bascule 16 lors de la mise en fonction des dispositifs de chronométrage, ce qui a pour conséquence de fermer la boucle à verrouillage de phase comme souhaité.The second time base 5 further comprises a voltage comparator 15 connected to the output of the low-pass filter 14 so as to compare the adaptation voltage with a permissible voltage threshold. If this adaptation voltage is above the predetermined threshold of admissible voltage, a control signal is supplied to a flip-flop of the RS 16 type, so that the flip-flop imposes the opening of the switch 17. The control signal is preferentially applied to the reset input R of the RS flip-flop 16. When switching from the "0" state to the "1" state of the control signal, when the matching voltage is above the threshold admitted, the control signal imposes on the flip-flop the setting to 0 of its output Q, which is used to control the switch 17. The setting to 0 of the output Q has the consequence of opening the switch 17. closing of the switch 17 is imposed by the transition from the state "0" to the state "1", to the entry of setting 1 S of the rocker RS 16. A command Lo is applied initially to the input S of the flip-flop 16 when the timing devices are turned on, which has the consequence of closing the phaseclocked loop. as desired.

Comme indiqué ci-devant, l'ouverture de l'interrupteur 17 imposée par le signal de sortie Q à l'état "0" de la bascule 16, a pour conséquence d'ouvrir la boucle à verrouillage de phase. Dans cette situation une tension x est additionnée à la tension de référence Vref pour adapter la fréquence du second signal de temporisation généré par l'oscillateur commandé en tension 12. Généralement cette tension x vaut 0 V, ce qui correspond à la situation initiale de calibrage de l'oscillateur commandé en tension 12. Toutefois, il peut être concevable que cette tension x soit définie à une valeur de tension d'adaptation admissible, lorsque la boucle à verrouillage de phase est dans une position fermée. La valeur de tension d'adaptation admissible correspond à l'écart en fréquence admissible entre la fréquence du signal de temporisation de référence CLKref et la fréquence initiale du second signal de temporisation. Cet écart en fréquence peut être défini inférieur à 0.2 ppm et de préférence inférieur à 0.1 ppm.As indicated above, the opening of the switch 17 imposed by the output signal Q in state "0" of the flip-flop 16 has the effect of opening the phase-locked loop. In this situation a voltage x is added to the reference voltage Vref to adapt the frequency of the second delay signal generated by the voltage-controlled oscillator 12. Generally, this voltage x is equal to 0 V, which corresponds to the initial calibration situation. However, it may be conceivable for this voltage x to be set to a permissible adaptation voltage value, when the locking loop phase is in a closed position. The permissible adaptation voltage value corresponds to the permissible frequency difference between the frequency of the reference delay signal CLKref and the initial frequency of the second delay signal. This frequency difference can be defined less than 0.2 ppm and preferably less than 0.1 ppm.

Au cours de la compétition sportive, il se peut que la première base de temps du dispositif de chronométrage principal présente un problème susceptible de conduire à une mauvaise mesure du temps d'une course. Dans ce cas, la fréquence du signal de temporisation de référence CLKref s'éloigne notablement d'une fréquence de référence initiale, qui correspond à la fréquence initiale du second signal de temporisation CLK_T2 généré par l'oscillateur commandé en tension 12. La tension d'adaptation en sortie du filtre passe-bas 14 passe donc au-dessus du seuil de tension du comparateur 15. Cette fréquence initiale du second signal de temporisation se base donc uniquement sur la tension de référence Vref appliquée en entrée de l'oscillateur commandé en tension 12. En cas de problème du dispositif de chronométrage principal, le dispositif de chronométrage secondaire se désolidarise du dispositif principal, pour toutes les mesures subséquentes de temps de course.During the sporting competition, the first time base of the main timing device may have a problem that may lead to a poor measurement of the time of a race. In this case, the frequency of the reference timing signal CLKref departs significantly from an initial reference frequency, which corresponds to the initial frequency of the second timing signal CLK_T2 generated by the voltage-controlled oscillator 12. The output adaptation of the low-pass filter 14 thus passes above the voltage threshold of the comparator 15. This initial frequency of the second delay signal is therefore based solely on the reference voltage Vref applied to the input of the controlled oscillator. tension 12. In the event of a problem with the main timing device, the secondary timing device disengages from the main device for all subsequent measurements of the running time.

Grâce à la seconde base de temps 5, il est donc possible de contrôler la bonne fonctionnalité du dispositif de chronométrage principal. Une bonne synchronisation de la seconde base de temps 5 est également effectuée comme attendu au moyen de la première base de temps. Cependant il peut aussi se produire un problème au niveau du dispositif de chronométrage secondaire, ce qui nécessite de laisser la gestion du chronométrage au dispositif de chronométrage principal.With the second time base 5, it is therefore possible to control the good functionality of the main timing device. A good synchronization of the second time base 5 is also performed as expected by means of the first time base. However, there may also be a problem with the secondary timing device, which necessitates leaving the timing management to the main timing device.

A partir de la description qui vient d'être faite, plusieurs variantes du système de chronométrage pour une compétition sportive peuvent être conçues par l'homme du métier sans sortir du cadre de l'invention définie par les revendications.From the description that has just been made, several variants of the timing system for a sports competition can be designed by those skilled in the art without departing from the scope of the invention defined by the claims.

Claims (7)

Système de chronométrage (1) pour une compétition sportive, qui comprend un dispositif de chronométrage principal (2) ayant une première base de temps (4) et un dispositif de chronométrage secondaire (3) ayant une seconde base de temps (5), les deux dispositifs de chronométrage étant susceptibles de fonctionner en parallèle durant la mise en fonction du système de chronométrage,
caractérisé en ce que les deux dispositifs de chronométrage (2, 3) sont agencés de telle manière que les deux bases de temps (4, 5) sont synchronisées l'une par rapport à l'autre dans un mode de fonctionnement normal.Timing system (1) for a sports competition, which comprises a main timing device (2) having a first time base (4) and a secondary timing device (3) having a second time base (5), the two timing devices being able to operate in parallel during the putting into operation of the timing system,
characterized in that the two timing devices (2, 3) are arranged in such a way that the two time bases (4, 5) are synchronized relative to one another in a normal operating mode. Système de chronométrage (1) selon la revendication 1, caractérisé en ce que la seconde base de temps (5) est synchronisée au moyen de la première base de temps (4), et en ce que la seconde base de temps (5) comprend une boucle à verrouillage de phase dans laquelle un signal de temporisation de référence (CLKref) fourni par la première base de temps (4) est comparé à un second signal de temporisation (CLK_T2) généré par un oscillateur à quartz (12) afin d'adapter la fréquence du second signal de temporisation (CLK_T2).Timing system (1) according to claim 1, characterized in that the second time base (5) is synchronized by means of the first time base (4), and in that the second time base (5) comprises a phase locked loop in which a reference timing signal (CLKref) provided by the first time base (4) is compared with a second timing signal (CLK_T2) generated by a crystal oscillator (12) in order to adapt the frequency of the second timing signal (CLK_T2). Système de chronométrage (1) selon la revendication 2, caractérisé en ce que l'oscillateur à quartz (12) est un oscillateur commandé en tension, qui est initialement commandé par une tension de référence (Vref) fournie par un générateur de tension de référence (10).Timing system (1) according to claim 2, characterized in that the crystal oscillator (12) is a voltage controlled oscillator, which is initially controlled by a reference voltage (Vref) provided by a reference voltage generator (10). Système de chronométrage (1) selon l'une des revendications 2 et 3, caractérisé en ce que la boucle à verrouillage de phase comprend un détecteur de phase et fréquence (13) pour comparer la fréquence du signal de temporisation de référence (CLKref) avec la fréquence du second signal de temporisation (CLK_T2), un élément de filtrage, tel qu'un filtre passe-bas (14) relié à la sortie du détecteur de phase et fréquence (13) pour fournir en sortie une tension d'adaptation, un additionneur (11) pour recevoir la tension d'adaptation à travers un interrupteur (17) dans une position fermée, qui est additionnée à la tension de référence (Vref), l'additionneur fournissant une tension de commande à l'oscillateur commandé en tension, qui génère le second signal de temporisation (CLK_T2) à fréquence adaptée.Timing system (1) according to one of claims 2 and 3, characterized in that the phase-locked loop comprises a phase and frequency detector (13) for comparing the frequency of the reference timing signal (CLKref) with the frequency of the second timing signal (CLK_T2), a filter element, such as a low-pass filter (14) connected to the output of the phase and frequency detector (13) to provide outputting an adaptation voltage, an adder (11) for receiving the matching voltage through a switch (17) in a closed position, which is added to the reference voltage (Vref), the adder providing a voltage of control with the voltage controlled oscillator, which generates the second timing signal (CLK_T2) at a suitable frequency. Système de chronométrage (1) selon la revendication 4, caractérisé en ce que la seconde base de temps (5) comprend un comparateur de tension (15) relié à la sortie du filtre passe-bas (14) pour comparer la tension d'adaptation à un seuil de tension admissible, une bascule du type RS (16) commandée par un signal de commande produit par le comparateur de tension, une sortie (Q) de la bascule (16) étant prévue pour commander l'ouverture de l'interrupteur (17) si la tension d'adaptation est au-dessus du seuil de tension du comparateur (15).Timing system (1) according to claim 4, characterized in that the second time base (5) comprises a voltage comparator (15) connected to the output of the low-pass filter (14) for comparing the adaptation voltage at a permissible voltage threshold, an RS type flip-flop (16) controlled by a control signal produced by the voltage comparator, an output (Q) of the flip-flop (16) being provided to control the opening of the switch (17) if the matching voltage is above the voltage threshold of the comparator (15). Système de chronométrage (1) selon l'une des revendications 4 et 5, caractérisé en ce que l'interrupteur (17) comprend deux entrées et une sortie, une première entrée recevant la tension d'adaptation du filtre passe-bas, alors que la seconde entrée reçoit une tension continue définie (x), dans une position de fermeture de l'interrupteur (17), la tension d'adaptation étant additionnée à la tension de référence (Vref) dans une boucle à verrouillage de phase fermée, alors que dans une position d'ouverture de l'interrupteur (17), la tension continue définie (x) est additionnée à la tension de référence (Vref) avec la boucle à verrouillage de phase en position ouverte.Timing system (1) according to one of claims 4 and 5, characterized in that the switch (17) comprises two inputs and an output, a first input receiving the adaptation voltage of the low-pass filter, while the second input receives a defined DC voltage (x), in a closed position of the switch (17), the adaptation voltage being added to the reference voltage (Vref) in a closed phase-locked loop, then in an open position of the switch (17), the defined DC voltage (x) is added to the reference voltage (Vref) with the phase locked loop in the open position. Système de chronométrage (1) selon la revendication 5, caractérisé en ce qu'une entrée de mise à zéro de la bascule RS (16) est commandée par le signal de commande produit par le comparateur (15), et en ce qu'une entrée de mise à 1 de la bascule RS (16) est commandée par un autre signal de commande (Lo) pour imposer la fermeture de la boucle à verrouillage de phase.Timing system (1) according to claim 5, characterized in that a reset input of the RS flip-flop (16) is controlled by the control signal produced by the comparator (15), and in that a Set-up input of the RS flip-flop (16) is controlled by another control signal (Lo) to force the closure of the phase-locked loop.
EP10161103.6A 2010-04-27 2010-04-27 System for timing a sports competition using two chronometer devices Active EP2383620B1 (en)

Priority Applications (8)

Application Number Priority Date Filing Date Title
ES10161103T ES2425889T3 (en) 2010-04-27 2010-04-27 Timing system of a sports competition that has two timing devices
EP10161103.6A EP2383620B1 (en) 2010-04-27 2010-04-27 System for timing a sports competition using two chronometer devices
CA2734990A CA2734990C (en) 2010-04-27 2011-03-24 System for timing a sports competition with two timing devices
AU2011201403A AU2011201403B2 (en) 2010-04-27 2011-03-28 System for timing a sports competition with two timing devices
US13/085,852 US8559276B2 (en) 2010-04-27 2011-04-13 System for timing a sports competition with two timing devices
JP2011096906A JP5323120B2 (en) 2010-04-27 2011-04-25 System for measuring sports competition time with two time measuring devices
CN201110104920.4A CN102236917B (en) 2010-04-27 2011-04-26 System for timing a sports competition with two timing devices
HK12104337.0A HK1163902A1 (en) 2010-04-27 2012-05-03 System for timing a sports competition with two timing devices

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP10161103.6A EP2383620B1 (en) 2010-04-27 2010-04-27 System for timing a sports competition using two chronometer devices

Publications (2)

Publication Number Publication Date
EP2383620A1 true EP2383620A1 (en) 2011-11-02
EP2383620B1 EP2383620B1 (en) 2013-06-12

Family

ID=42668543

Family Applications (1)

Application Number Title Priority Date Filing Date
EP10161103.6A Active EP2383620B1 (en) 2010-04-27 2010-04-27 System for timing a sports competition using two chronometer devices

Country Status (8)

Country Link
US (1) US8559276B2 (en)
EP (1) EP2383620B1 (en)
JP (1) JP5323120B2 (en)
CN (1) CN102236917B (en)
AU (1) AU2011201403B2 (en)
CA (1) CA2734990C (en)
ES (1) ES2425889T3 (en)
HK (1) HK1163902A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BR102022014769A8 (en) * 2022-07-26 2023-03-28 Equs Performance Ltda TIMING SYSTEM FOR EQUESTRIAN EVENTS

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1139299A1 (en) * 2000-03-20 2001-10-04 Radiocoms Systèmes Timing device with radio transmission
JP2003139880A (en) * 2001-10-31 2003-05-14 Rhythm Watch Co Ltd Radio system
JP2005283337A (en) * 2004-03-30 2005-10-13 Totoku Electric Co Ltd Moving body clocking device
JP2006030002A (en) * 2004-07-16 2006-02-02 Seiko Precision Inc Timing system for race and running time synchronization method
US20070286028A1 (en) * 2006-06-08 2007-12-13 David Meltzer Radio Watch
EP2063330A2 (en) * 2007-11-21 2009-05-27 Seiko Epson Corporation Time adjustment device, timepiece with a time adjustment device, and a time adjustment method

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3980868A (en) * 1975-04-04 1976-09-14 Thompson Francis T Digital yacht racing timing system
US4178750A (en) * 1976-10-06 1979-12-18 Citizen Watch Company Limited Control circuit for electronic timepiece
US4383166A (en) * 1980-03-31 1983-05-10 Hewlett-Packard Company Automatic echo-chamber for measuring single time intervals by replication and averaging
CH653850GA3 (en) * 1983-08-12 1986-01-31
FR2589604B1 (en) * 1985-11-04 1988-01-22 Longines Francillon Sa Cie Mon APPARATUS FOR TIMING SPORTS RACES
US4899117A (en) * 1987-12-24 1990-02-06 The United States Of America As Represented By The Secretary Of The Army High accuracy frequency standard and clock system
US5206857A (en) * 1991-04-29 1993-04-27 At&T Bell Laboratories Apparatus and method for timing distribution over an asynchronous ring
JPH07113829A (en) * 1993-10-18 1995-05-02 Advantest Corp Time/frequency measuring apparatus
JPH0964730A (en) * 1995-08-24 1997-03-07 Mitsubishi Electric Corp Pll circuit
FR2745668B1 (en) * 1996-03-01 1998-04-17 Commissariat Energie Atomique DEVICE FOR ACCURATE MEASUREMENT OF THE DURATION OF A TIME INTERVAL
US6055362A (en) * 1996-03-29 2000-04-25 Bull Hn Information Systems Inc. Apparatus for phase synchronizing clock signals in a fully redundant computer system
JPH10186063A (en) * 1996-12-26 1998-07-14 T I Shii Shichizun:Kk Clock device for competition
US6636459B1 (en) * 1999-04-28 2003-10-21 Citizen Watch Co., Ltd. Electronic clock and method of controlling the clock
US6226231B1 (en) * 1999-07-14 2001-05-01 Guide Technology, Inc. Time interval analyzer having multiple measurement circuits
US20030076181A1 (en) * 2000-03-17 2003-04-24 Sassan Tabatabaei Tunable oscillators and signal generation methods
US7251199B2 (en) * 2001-12-24 2007-07-31 Agilent Technologies, Inc. Distributed system time synchronization including a timing signal path
US6950375B2 (en) * 2002-12-17 2005-09-27 Agilent Technologies, Inc. Multi-phase clock time stamping
JP2006115274A (en) * 2004-10-15 2006-04-27 High Energy Accelerator Research Organization Slight time difference circuit using two plls and time measurement circuit
WO2009101792A1 (en) * 2008-02-12 2009-08-20 Panasonic Corporation Synthesizer and reception device using the same
JP2009194428A (en) * 2008-02-12 2009-08-27 Panasonic Corp Synthesizer, receiver using the same and electronic apparatus
US20090129208A1 (en) * 2009-01-28 2009-05-21 Weiss Kenneth P Apparatus, system and method for keeping time

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1139299A1 (en) * 2000-03-20 2001-10-04 Radiocoms Systèmes Timing device with radio transmission
JP2003139880A (en) * 2001-10-31 2003-05-14 Rhythm Watch Co Ltd Radio system
JP2005283337A (en) * 2004-03-30 2005-10-13 Totoku Electric Co Ltd Moving body clocking device
JP2006030002A (en) * 2004-07-16 2006-02-02 Seiko Precision Inc Timing system for race and running time synchronization method
US20070286028A1 (en) * 2006-06-08 2007-12-13 David Meltzer Radio Watch
EP2063330A2 (en) * 2007-11-21 2009-05-27 Seiko Epson Corporation Time adjustment device, timepiece with a time adjustment device, and a time adjustment method

Also Published As

Publication number Publication date
CN102236917A (en) 2011-11-09
US20110261657A1 (en) 2011-10-27
US8559276B2 (en) 2013-10-15
CA2734990C (en) 2015-10-13
CA2734990A1 (en) 2011-10-27
AU2011201403B2 (en) 2015-05-07
CN102236917B (en) 2014-08-20
HK1163902A1 (en) 2012-09-14
JP2011232338A (en) 2011-11-17
JP5323120B2 (en) 2013-10-23
AU2011201403A1 (en) 2011-11-10
ES2425889T3 (en) 2013-10-17
EP2383620B1 (en) 2013-06-12

Similar Documents

Publication Publication Date Title
WO2008088976A3 (en) Method and apparatus for on-chip phase error measurement to determine jitter in phase-locked loops
FR2809886A1 (en) LOOP WITH REDUCED INSTABILITY SERVO PHASE USING A MULTI-STAGE DIGITAL DELAY LINE TECHNIQUE
FR2724511A1 (en) Master-slave multiplex communication system
FR2882871A1 (en) LOW VOLTAGE CONTROLLED VOLTAGE CONTROL OSCILLATOR AND ASSOCIATED PHASE LOOP
CA2027721C (en) Synchronized clock
FR2728118A1 (en) PHASE COMPARATOR BETWEEN A DIGITAL SIGNAL AND A CLOCK SIGNAL, AND CORRESPONDING PHASE LOCKING BUCKLE
EP2383620B1 (en) System for timing a sports competition using two chronometer devices
CH702998A2 (en) Timer system for use during ski race, has timer devices operated in parallel manner during system operation, where timer devices are arranged such that time bases are synchronized with respect to one another in normal operating mode
BE897171A (en) DEVICE FOR FREQUENCY CONTROL OF A CLOCK ON AN EXTERNAL SIGNAL OF VERY PRECISE MEDIUM FREQUENCY BUT INCORPORATING A IMPORTANT JIT,
EP0506501B1 (en) Phase-comparator with wide dynamic range
EP0302562B1 (en) Frequency synthesizer having a tuning indicator device
EP0134374A1 (en) Phase-locked clock
FR2896641A1 (en) Voltage controller oscillator calibrating method for frequency synthesizer, involves determining impedance value for modifying output frequency of oscillator so as to correspond to reference frequency, and connecting impedance to oscillator
EP0526359B1 (en) Process and circuit arrangement for synchronising a signal
FR2710797A1 (en) Digital phase comparator.
FR2769433A1 (en) PHASE LOCK LOOP OSCILLATOR
EP0644654B1 (en) Digital integrator and first order filter
EP0781038B1 (en) Device for processing of synchronization signals
FR2614116A1 (en) SUBSTANTIALLY CONSTANT STABILIZED TIME REFERENCE DEVICE FOR SHORT AND LONG TERM TIME MEASUREMENT
FR3025901A1 (en) DEVICE FOR GENERATING A CLOCK SIGNAL BY FREQUENCY MULTIPLICATION
FR2725019A1 (en) Distance measurement device
EP0099611A1 (en) Method of generating a vertical control signal in an image reproducing device
FR2463558A1 (en) CIRCUIT FOR SYNCHRONIZING AN OSCILLATOR WITH RESPECT TO A TELEVISION SIGNAL
FR2800939A1 (en) DIGITAL LOOP WITH PHASE LOCK
FR2513041A1 (en) PLL varicap diode piezoelectric oscillator - has digital frequency divider feeding phase comparator supplied with reference to select correction speed

Legal Events

Date Code Title Description
AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

AX Request for extension of the european patent

Extension state: AL BA ME RS

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20120502

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 616902

Country of ref document: AT

Kind code of ref document: T

Effective date: 20130615

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: FRENCH

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602010007751

Country of ref document: DE

Effective date: 20130808

REG Reference to a national code

Ref country code: CH

Ref legal event code: NV

Representative=s name: ICB INGENIEURS CONSEILS EN BREVETS SA, CH

REG Reference to a national code

Ref country code: SE

Ref legal event code: TRGR

REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2425889

Country of ref document: ES

Kind code of ref document: T3

Effective date: 20131017

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130913

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130912

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20130612

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130912

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131014

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131012

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

26N No opposition filed

Effective date: 20140313

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602010007751

Country of ref document: DE

Effective date: 20140313

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140427

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140427

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 7

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20100427

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140430

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 8

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 9

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130612

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230614

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: ES

Payment date: 20230502

Year of fee payment: 14

Ref country code: DE

Payment date: 20230321

Year of fee payment: 14

Ref country code: CH

Payment date: 20230502

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20230322

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20240321

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 20240320

Year of fee payment: 15

Ref country code: IT

Payment date: 20240320

Year of fee payment: 15

Ref country code: FR

Payment date: 20240320

Year of fee payment: 15