EP2225918A2 - Dispositif de commande de source d'éclairage, en particulier de del, à cfp séparée galvaniquement - Google Patents

Dispositif de commande de source d'éclairage, en particulier de del, à cfp séparée galvaniquement

Info

Publication number
EP2225918A2
EP2225918A2 EP08853422A EP08853422A EP2225918A2 EP 2225918 A2 EP2225918 A2 EP 2225918A2 EP 08853422 A EP08853422 A EP 08853422A EP 08853422 A EP08853422 A EP 08853422A EP 2225918 A2 EP2225918 A2 EP 2225918A2
Authority
EP
European Patent Office
Prior art keywords
voltage
power factor
factor correction
vout
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP08853422A
Other languages
German (de)
English (en)
Other versions
EP2225918B1 (fr
Inventor
Michael Zimmermann
Eduardo Pereira
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tridonic AG
Original Assignee
TridonicAtco Schweiz AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TridonicAtco Schweiz AG filed Critical TridonicAtco Schweiz AG
Publication of EP2225918A2 publication Critical patent/EP2225918A2/fr
Application granted granted Critical
Publication of EP2225918B1 publication Critical patent/EP2225918B1/fr
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B41/00Circuit arrangements or apparatus for igniting or operating discharge lamps
    • H05B41/14Circuit arrangements
    • H05B41/26Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc
    • H05B41/28Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc using static converters
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B47/00Circuit arrangements for operating light sources in general, i.e. where the type of light source is not relevant
    • H05B47/10Controlling the light source
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/30Driver circuits
    • H05B45/355Power factor correction [PFC]; Reactive power compensation

Definitions

  • Lamp operating device in particular for LEDs, with galvanically isolated PFC
  • the present invention relates to active power factor correction ("Power Factor Control” or "PFC”) lighting apparatus, and more particularly to a circuit with isolated power factor correction.
  • PFC power Factor Control
  • the technical field of application of the invention is in particular the supply and control of a light source by means of such a circuit.
  • the power factor reflects the current drain of an electrical appliance from the mains.
  • the AC line voltage is known to have a sinusoidal time course and ideally therefore the current drawn from the mains should also have a sinusoidal time characteristic.
  • this ideal case which is characterized by a power factor of 1, does not always occur, but the current can even deviate considerably from a sine wave envelope, in which case the power factor drops.
  • the extracted current is not sinusoidal, so that harmonics are generated in the mains current.
  • These unwanted harmonic currents in the supply network are known to be reduced by means of a power factor correction circuit.
  • a smoothing capacitor C21 filters a rectified input AC voltage Vin, which is measured by means of a voltage divider R21, R22.
  • the input AC voltage Vin is supplied to an inductor L21, and a secondary winding L22 detects the zero-crossings of the current through the inductor L21.
  • a current measuring resistor (shunt) R23 in series with the switch, for example in the source line of a transistor T21, allows the detection of the peak inductance current in order to be able to detect a possibly overcurrent state.
  • a second voltage divider R24, R25 is arranged to measure the bus DC voltage Vbus and to detect an overvoltage condition, for example, due to load jumps.
  • US 2007040516 A1 discloses in this context a circuit with power factor correction for the conversion of alternating voltage in galvanically isolated DC voltage. After a rectifier has converted a mains voltage into a rectified input AC voltage, it is in turn converted by a converter 10 into a DC voltage suitable for operating a lamp.
  • the converter 10 shown in Fig. 2 for generating the DC output voltage Vout is a half-bridge converter, which consists of a push-pull converter 11 and an output stage 12 for energy storage and low-pass filtering.
  • the converter 10 is preceded by a power factor correction circuit (not shown), which provides as an active power factor correction for a nearly sinusoidal current consumption from the network.
  • This upstream power factor correction circuit provides the converter 10 with a step-up bus DC voltage Vin.
  • the push-pull converter or the half-bridge 11 consists of two transistors TIL, T12, such as two MOSFET transistors, which are connected in parallel to two capacitors CIl, C12.
  • the mid point of the two series-connected transistors Tl1, T12 is connected to the primary side n1 of a transformer in such a way that one side of this primary transformer coil n1 is alternately connected to a positive and negative voltage.
  • the other side of the primary transformer coil n2 becomes held by the capacitive voltage divider CIl, C12 to a fixed voltage.
  • Vout f (n2 / nl * Vbus).
  • the basic idea of the invention is that a part of the current flow from the switch of the active power factor correction circuit is supplied directly to the transformer and is not first subjected to an intermediate storage.
  • a circuit for the potential-separated generation of an output voltage from a mains voltage can thus have a power factor correction circuit with an inductance and an actively controlled switch, wherein the current flow from the inductor or through the switch (when it is closed) always to a part of an intermediate storage is used in a capacitor, while the other part of the current flow is fed directly to a potential separation transformer.
  • the power factor correction circuit of the present invention has on the one hand the normal task of on the other hand, the function of the half-bridge of US 2007040516 A1 also takes over.
  • the activation of the power factor correction switch is in particular at the network level. If now the
  • the invention can then be used advantageously if there is a requirement for a potential-separated output voltage.
  • a circuit for the potential-separated generation of an output voltage from a mains voltage (generally: input voltage) comprises: a power factor correction circuit with an inductance supplied by the mains voltage and a controllable switch for controlling the charging and
  • At least one potential separation transformer for galvanic isolation of the output voltage to the mains voltage.
  • the circuit may include at least one capacitor for latching a second portion of the energy stored by the inductor during charging.
  • the energy cached by the capacitor may preferably be forwarded to the potential separation transformer in the next charge / discharge cycle.
  • the power factor correction circuit may be operated in a continuous or discontinuous mode.
  • the energy storage performance of the capacitor may be smaller than that of an electrolytic capacitor.
  • the output voltage can be filtered by a low-pass filter.
  • an operating device for lighting means such as, for example, a light-emitting diode converter is proposed with a circuit described above.
  • a method for the potential-separated generation of an output voltage from a mains voltage (generally: input voltage), wherein - the mains voltage supplies an inductance of a power factor correction circuit, - a controllable switch of the power factor correction circuit the charging and discharging the inductance controls, and - A potential separation transformer for galvanic isolation of the output voltage to the mains voltage is used.
  • the potential separation transformer is directly supplied with a first portion of the energy stored by the inductor during charging.
  • a second portion of the energy stored by the inductor during charging may be latched by at least one capacitor.
  • the cached energy from the capacitor can be forwarded to the potential separation transformer.
  • Output voltage proposed based on a mains voltage In particular, it indicates:
  • a power factor correction circuit for generating a non-isolated bus voltage (internal stabilized DC voltage), a control circuit for controlling the power factor correction circuit, wherein the necessary for the purpose of this control knowledge of the bus voltage is derived from the determination of the output voltage.
  • a light-emitting diode converter is proposed with such a circuit.
  • a method for the potential-separated generation of an output voltage from a mains voltage wherein a power factor correction circuit generates a non-isolated bus voltage, and a control circuit controls the power factor correction circuit, wherein the knowledge of the bus voltage necessary for the purpose of this control is derived from the determination of the output voltage.
  • an integrated circuit is proposed, which is designed for carrying out a method described above.
  • FIG. 1 shows a known DC-DC converter for converting a DC voltage into a galvanically isolated DC voltage
  • Fig. 2 shows a known
  • Fig. 4 shows a circuit according to a second embodiment of the invention.
  • Fig. 5 shows a circuit according to a third embodiment of the invention.
  • Fig. 3 an embodiment of a power factor correction circuit 30 according to the present invention is shown.
  • an input voltage Vin which supplies a power factor correction circuit 31, which in turn generates a DC bus voltage Vbus, is applied to the power factor correction circuit 30.
  • Bus voltage is not to be understood as the voltage of an external bus line, but a DC supply voltage.
  • This input AC voltage Vin is preferably rectified by a rectifier (not shown) AC line voltage.
  • the input AC voltage Vin is applied to an inductor L31, i.e. a coil, fed.
  • the coil L31 is connected in series with a diode D31 between a first input terminal DC_IN / MAINS supplied with the input AC voltage Vin and a second bus voltage terminal 33 at which the bus DC voltage Vbus is provided.
  • An output DC capacitor C31 which is preferably designed as an electrolytic capacitor, connects the bus voltage connection 33 to ground and stabilizes the bus voltage as a buffer element. Parallel to this output DC capacitor C31 and two switches T32, T33 are connected in series. The switches or the circuit breakers T31, T32, T33 are preferably the same.
  • the output DC capacitor C31 is decoupled from the rectifier (not shown), which rectifies the AC input voltage, via the switching elements diode D31 and switch T32.
  • a transistor or a controllable switch T31 is connected to the connection 32 between the coil L31 and the diode D31.
  • transformers N1-N2, Nl'-N2 ' may be different, they are preferably the same size.
  • the switch T31 When the switch T31 is turned on, the coil L31 is shorted to ground and the diode D31 is turned off. The coil L31 charges, so that actually energy can be stored in this coil L31.
  • the coil L31 When the switch is open, the coil L31 is known to string a current through the diode D31. That is, the diode D31 is conductive and that the coil L31 then via the diode D31 in the output DC capacitor C31 discharges. The energy is thereby transmitted to the DC output capacitor C31.
  • the secondary sides N2 and N2 'of the transformers N1-N2 and Nl'-N2' are connected in series and each connected to a diode D32, D33. These two diodes D32, D33 are also connected together at a point 36.
  • the voltage which results between the midpoint 35 of the transformers N1-N2, Nl'-N2 'and the connection point 36 of the diodes D32, D33 is then fed to a low-pass filter and accordingly filtered or averaged.
  • This low-pass filter consists for example of a choke L32 and an output capacitor C32, wherein the output voltage Vout results at the output capacitor C32.
  • the two switches or MOSFET transistors T32, T33 can be controlled by the control circuit 50 synchronized with the switch T31.
  • the Switch T32 is turned on synchronously to the switch T31 and possibly also switched off.
  • the switch T33 can be switched on when the switch T31 and optionally also the switch T32 is opened by the control circuit 50.
  • the switch-on and / or switch-off time of the switches T32, T33 can also be selected by the control loop or due to the applied load. To avoid half-bridge shorting, a dead time may be inserted before turning on the switch T32 or the switch T33. This synchronous operation can be used above all during operation with high load, for example maximum brightness of the connected lighting means.
  • an operating mode deviating from operation with a high load for example maximum brightness of the connected lighting means
  • Such an operating mode may be present, for example, when no load, only a small load is applied or an error such as an idle case or a load short circuit is present.
  • the clock frequency of the two switches can be increased, it being possible for the control unit to switch one of the two switches T32, T33 in synchronism with the switch T31, but the two switches T32, T33 can then be clocked at a higher frequency. If necessary, there may also be periods in which either both or only one switch is not clocked. In this way, a so-called burst operation is possible.
  • switches T31, T32 and T33 can be operated synchronously or asynchronously, in burst mode or in another operating mode
  • Fig. 4 shows a further embodiment of the invention.
  • the power factor correction circuit 40 shown there essentially comprises the components of the circuit 30 shown in FIG. 3.
  • the power factor correction circuit has changed from FIG. 3 in that the DC output capacitor C31 has been replaced by two capacitors C41, C42 connected in series. These capacitors C41, C42 are preferably electrolytic capacitors.
  • the switches T32, T33 are no longer provided in this embodiment.
  • a diode D41, D42 is connected in parallel with each capacitor C41, C42, the center point 34 'of the capacitors C41, C42 and thus also of the diodes D41, D42 being connected to the series arrangement of the two transformers N1-N2, Nl'-N2' ,
  • circuit 40 The operation of the circuit 40 is similar to that of the circuit 30 shown in FIG.
  • Transformers N1-N2, Nl'-N2 'converted portion which thus does not serve to hold the bus voltage Vbus via the electrolytic capacitors C41, C42, implemented directly and lossless.
  • the capacitors C41, C42 of Fig. 4 can be made simpler than those of a conventional power factor correction circuit.
  • the direct conversion of part of the current flow can significantly reduce the capacitance of the electrolytic capacitors C41, C42.
  • the circuit embodiment 30 of FIG. 3 has the most control margin since it comprises the two switches or MOSFETs T32, T33.
  • this control has the following disadvantage that these switches T32, T33 must also be synchronized.
  • FIG. 5 shows how the active power factor correction according to the invention can be performed based on the circuit 40 shown in FIG.
  • circuit topology of the embodiment shown in FIG. 3 can also be selected.
  • the switch T31 is driven by a control circuit 50.
  • the control circuit 50 has an output 51 via which the switch T31
  • Control signal is supplied.
  • Control signal typically at least 10 kHz
  • the switching on and off of the switch 306 is substantially higher than the frequency of the mains voltage (typically 50
  • the control circuit 50 In order to determine the switch-on time t on or the switch-off time toff of the switch T31, the control circuit 50 requires information about the bus voltage Vbus (or the output voltage Vout) or about the zero crossing of the current through the coil L31.
  • the information about the zero crossing of the current through the coil L31 is actually only in the discontinuous Operation is required in which the coil current actually drops to zero in each period. In continuous operation, however, the coil current does not go back to zero when the switch T31 is turned off, so that this zero-crossing information is also not necessary.
  • information about the input voltage Vin or the peak current through the coil L31 may be required, in the latter Fa-II in particular to prevent overcurrent conditions.
  • control circuit 50 must know the bus DC voltage Vbus or the output voltage Vout and possibly also the input voltage Vin, the zero crossing of the coil current or the coil peak current.
  • the zero crossing of the coil current and the coil peak current can each be determined by means of a secondary winding L22 and a current measuring resistor R23.
  • control circuit 25 monitors the bus voltage Vbus and the course of the mains input voltage Vin via two voltage dividers R21, R22 and R24, R25, the control of the switch T31, the course of the mains voltage and the output voltage to the filter Capture C32, L32.
  • the intermediate bus voltage Vbus is no longer detected. This is possible because the bus voltage Vbus is "hard” coupled to the output voltage Vout via the transformers N1-N2, Nl'-N2 ', so that any impermissible states at the bus voltage Vbus could be detected directly in the output voltage Vout.
  • FIG. 5 likewise shows how a load 60, in particular a luminous means such as, for example, a light-emitting diode, can be connected directly to the output of the power factor correction circuit 30, 40.
  • a load 60 in particular a luminous means such as, for example, a light-emitting diode
  • the lighting means by means of a subsequent converter can be controlled.
  • This subsequent converter can be a simple constant current source.
  • the light source can also be controlled by one or more converters with their own control, in which case these converters preferably have mutually independent brightness settings (or controls) or controls.
  • the control circuit 50 has an additional input 61 which measures or detects a load dependent quantity (such as voltage, current or power).

Abstract

L'invention concerne un circuit (30, 40) pour la production d'une tension de sortie (Vout) avec séparation de potentiels, à partir d'une tension de secteur (Vin). Cel circuit comprend un circuit de correction de facteur de puissance (CFP) (31) possédant une inductance (L31) alimentée par la tension de secteur (Vin) et un commutateur (T31) commandé, qui régule la charge et la décharge de l'inductance (L31), et au moins un transformateur de séparation de potentiels (N1- N2, N1'-N2') qui assure une séparation galvanique entre la tension de sortie (Vout) et la tension de secteur (Vin). Lors de la décharge de l'inductance (L31) une première partie de l'énergie stockée par l'inductance pendant la charge est fournie au transformateur de séparation de potentiels (N1-N2, N1'-N2' ).
EP08853422.7A 2007-11-28 2008-11-20 Dispositif de commande de source d'éclairage, en particulier de del, à cfp séparée galvaniquement Not-in-force EP2225918B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102007057312A DE102007057312A1 (de) 2007-11-28 2007-11-28 Aktive Leistungsfaktorkorrektur bspw. in einem LED-Konverter
PCT/EP2008/009821 WO2009068220A2 (fr) 2007-11-28 2008-11-20 Dispositif de commande de source d'éclairage, en particulier de del, à cfp séparée galvaniquement

Publications (2)

Publication Number Publication Date
EP2225918A2 true EP2225918A2 (fr) 2010-09-08
EP2225918B1 EP2225918B1 (fr) 2013-10-02

Family

ID=40524982

Family Applications (1)

Application Number Title Priority Date Filing Date
EP08853422.7A Not-in-force EP2225918B1 (fr) 2007-11-28 2008-11-20 Dispositif de commande de source d'éclairage, en particulier de del, à cfp séparée galvaniquement

Country Status (5)

Country Link
EP (1) EP2225918B1 (fr)
CN (1) CN101878675B (fr)
AT (1) AT12747U1 (fr)
DE (1) DE102007057312A1 (fr)
WO (1) WO2009068220A2 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102009044593B4 (de) * 2009-11-19 2018-07-12 Vossloh-Schwabe Deutschland Gmbh Betriebssteuergerät zum Betreiben eines Leuchtmittels
GB2536731B (en) 2015-03-27 2021-05-12 Tridonic Gmbh & Co Kg High frequency PFC topology

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4025322A1 (de) * 1990-08-10 1992-02-13 Thomson Brandt Gmbh Netzbetriebene phasenanschnitt-steuerschaltung
US5510974A (en) * 1993-12-28 1996-04-23 Philips Electronics North America Corporation High frequency push-pull converter with input power factor correction
US5568041A (en) * 1995-02-09 1996-10-22 Magnetek, Inc. Low-cost power factor correction circuit and method for electronic ballasts
US6008589A (en) * 1996-03-05 1999-12-28 California Institute Of Technology Single-switch, high power factor, ac-to-ac power converters
US6034489A (en) * 1997-12-04 2000-03-07 Matsushita Electric Works R&D Laboratory, Inc. Electronic ballast circuit
US6181079B1 (en) * 1999-12-20 2001-01-30 Philips Electronics North America Corporation High power electronic ballast with an integrated magnetic component
US6429604B2 (en) * 2000-01-21 2002-08-06 Koninklijke Philips Electronics N.V. Power feedback power factor correction scheme for multiple lamp operation
US7122972B2 (en) * 2003-11-10 2006-10-17 University Of Hong Kong Dimmable ballast with resistive input and low electromagnetic interference
US7659673B2 (en) * 2004-03-15 2010-02-09 Philips Solid-State Lighting Solutions, Inc. Methods and apparatus for providing a controllably variable power to a load
US20070040516A1 (en) 2005-08-15 2007-02-22 Liang Chen AC to DC power supply with PFC for lamp
JP2007097320A (ja) * 2005-09-29 2007-04-12 Fuji Electric Device Technology Co Ltd 電力変換回路

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2009068220A2 *

Also Published As

Publication number Publication date
CN101878675B (zh) 2014-04-02
CN101878675A (zh) 2010-11-03
AT12747U1 (de) 2012-10-15
WO2009068220A2 (fr) 2009-06-04
DE102007057312A1 (de) 2009-06-04
EP2225918B1 (fr) 2013-10-02
WO2009068220A3 (fr) 2010-02-25

Similar Documents

Publication Publication Date Title
EP2837263B1 (fr) Procédé de commande d'un circuit de correction de facteur de puissance, circuit de correction de facteur de puissance et appareil de fonctionnement pour un moyen d'éclairage
DE102012007477B4 (de) Verfahren zum Betreiben eines LLC-Resonanzwandlers für ein Leuchtmittel, Wandler und LED-Konverter
DE102006022819A1 (de) Schaltungsanordnung zum Versorgen einer Last mit einem Ausgangsstrom
EP1231821B1 (fr) Ballast pour lampes électriques
DE10259585A1 (de) Elektronisches Vorschaltsystem mit Notlbeleuchtungseigenschaften
DE102016124523A1 (de) Steuerverfahren und -vorrichtung mit Primärseitenregelung in einem quasiresonanten Wechselstrom/Gleichstrom-Sperrwandler ohne analogen Teiler und Leitungserfassung
EP2160823A1 (fr) Circuit de correction de facteur de puissance pour un ballast électronique de luminaire
DE102011100012A1 (de) Verfahren und Schaltung zur Leistungsfaktorkorrektur
DE102011002830A1 (de) Dimmbare LED-Lampe
DE102012111853A1 (de) Schaltnetzteilvorrichtung und Verwendung einer solchen
EP2859652A1 (fr) Circuit de correction du facteur de puissance, appareil pour faire fonctionner un élément luminescent et procédé pour commander un circuit de correction du facteur de puissance
AT16263U1 (de) PFC-Schaltung mit spannungsabhängiger Signalzuführung
EP2702675B1 (fr) Procédé et circuit de correction du facteur de puissance
EP2225918B1 (fr) Dispositif de commande de source d'éclairage, en particulier de del, à cfp séparée galvaniquement
DE102012010691B4 (de) Leistungsfaktorkorrekturschaltung, Betriebsgerät für ein Leuchtmittel und Verfahren zum Steuern einer Leistungsfaktorkorrekturschaltung
AT16743U1 (de) Wechselrichter-Schaltung mit adaptiver Totzeit
EP3487055B1 (fr) Alimentation en tension auxiliaire
WO2019238879A1 (fr) Circuit de fonctionnement pour charges à led, présentant un circuit en demi-pont
DE102014102843B4 (de) Eingangsspannung erkennendes Betriebsgerät für Leuchtmittel
AT16925U1 (de) Schaltung zur Einschaltstrombegrenzung bei einem Netzteil
AT13478U1 (de) Betriebsgerät für ein Leuchtmittel
DE102011100005A1 (de) Verfahren und Schaltung zur Leistungsfaktorkorrektur
DE202018101982U1 (de) PFC-Schaltung
AT16546U1 (de) Pulsweitenmodulierte Ansteuerung einer getakteten Schaltung mit einstellbarer Leistungsübertragung
AT15719U1 (de) PFC-Schaltung

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20100430

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA MK RS

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: TRIDONIC AG

DAX Request for extension of the european patent (deleted)
17Q First examination report despatched

Effective date: 20110412

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20130425

RIN1 Information on inventor provided before grant (corrected)

Inventor name: ZIMMERMANN, MICHAEL

Inventor name: PEREIRA, EDUARDO

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

Ref country code: AT

Ref legal event code: REF

Ref document number: 635153

Country of ref document: AT

Kind code of ref document: T

Effective date: 20131015

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502008010766

Country of ref document: DE

Effective date: 20131128

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20131002

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140102

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140202

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

BERE Be: lapsed

Owner name: TRIDONIC A.G.

Effective date: 20131130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140203

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502008010766

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131130

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131130

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

26N No opposition filed

Effective date: 20140703

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131130

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502008010766

Country of ref document: DE

Effective date: 20140703

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131120

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20141125

Year of fee payment: 7

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131120

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20081120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20131002

Ref country code: GR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131002

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140101

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20140103

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 635153

Country of ref document: AT

Kind code of ref document: T

Effective date: 20151120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20151120

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 9

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20171129

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20171130

Year of fee payment: 10

REG Reference to a national code

Ref country code: DE

Ref legal event code: R084

Ref document number: 502008010766

Country of ref document: DE

REG Reference to a national code

Ref country code: DE

Ref legal event code: R084

Ref document number: 502008010766

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20181120

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20181130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20181120

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20191129

Year of fee payment: 12

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 502008010766

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210601