EP2197244A1 - Source de courant et agencement de source de courant - Google Patents
Source de courant et agencement de source de courant Download PDFInfo
- Publication number
- EP2197244A1 EP2197244A1 EP08021645A EP08021645A EP2197244A1 EP 2197244 A1 EP2197244 A1 EP 2197244A1 EP 08021645 A EP08021645 A EP 08021645A EP 08021645 A EP08021645 A EP 08021645A EP 2197244 A1 EP2197244 A1 EP 2197244A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- current
- sensing
- transistor
- current source
- sensing path
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
- G05F3/262—Current mirrors using field-effect transistors only
Definitions
- the present invention is related to a current source arrangement comprising a plurality of current source circuits.
- Current sources are commonly used for several applications to provide voltage or current signals to a specific load. Often, such loads require voltages or currents which are different from a voltage or current supplied by a supply source. Such supply sources may include batteries for example. It is therefore common practice to power a current source with a charge pump voltage or a DC/DC converter to convert the voltage provided by a source to the required voltage for the load. For instance, mobile applications, including transmitters, receivers and the like, may require voltages and current signals different from the voltage and the current signal provided by a battery. Accordingly, current sources with DC/DC converters or charge pumps are used to provide the respective signals to the load. Further, current sources are often used for driving light emitting diodes.
- the current source often comprises an adjustment device which receives the supply voltage and provides the respective voltage and current signals to the load.
- the adjustment device often comprises an adjustable restive element for the purpose of providing the current to the load.
- the voltage applied to said adjustment device and the current source, respectively, is therefore divided between the load and the adjustment device or current source itself. The loss of power across the current source may now increase with higher voltage drops across the adjustment device, which therefore reduces the overall efficiency.
- Using DC/DC converters or charge pumps for a current source to provide a supply voltage to the adjustment device of the current source is preferably due to the high efficiencies of the DC/DC converters and charge pumps, respectively. However, the loss of power across the adjustment device may reduce this advantage.
- the proposed architecture provides a minimum voltage drop across the current source by generating only the minimum voltage required to drive current source and particular the adjustment device.
- multiple current sources can be used in an arrangement using a single power source as, for example, a DC/DC converter or a charge pump.
- the proposed current source has a higher dynamic efficiency and can be used with any power source providing a supply voltage to the adjustment device of the current source which in turn provides the respective voltage and current signal to a load connected thereto.
- the control is accurate and preferably independent of external parameters like process variations or temperature variations.
- a current source comprises an output terminal which is adapted to be connected to a load.
- a controllable output device is connected to the output terminal to provide a respective output current signal to the load connected thereto.
- the current source further comprises a first loop having a first sensing path with a first sensing transistor.
- a second loop comprises a second sensing path with a second sensing transistor as well as the supply source to provide a supply signal at an output terminal thereof.
- the controllable output device and the first and the second sensing paths are coupled to the output terminal of the supply source.
- the first loop is now adapted to provide a control signal to the controllable output device and to the second sensing transistor.
- the second sensing path is coupled to the first sensing path and adapted to restrict the second sensing transistor to operate in a linear region of its characteristics.
- the current source therefore comprises two sensing paths, each of them having a sensing transistor arranged therein. While the first sensing transistor, being part of a first loop, is operated in saturation by a first loop control signal, the first loop also controls the adjustment device to provide the respective output signal to the load. At the same time, the second sensing path, being part of a second loop, which also includes the supply source, is operated in linear region of its characteristic and controls the supply source in such a way that a voltage drop across the adjustment device can be maintained to the lowest value possible to achieve a stable regulation of the adjustment device.
- the current source comprises a first loop and a second loop as well as an adjustment device wherein the first loop comprises a current sensing path to adjust an output current of the adjustment device.
- a sensing transistor in the first sensing path is controlled by the loop in such a way that it operates in a saturated region of its Source-Drain IV characteristics.
- a second sensing path with a second sensing transistor is used to control the output voltage of a supply source connected thereto.
- the first loop further provides a control signal to the second sensing transistor of the second sensing path.
- the second sensing path comprises means to restrict the operation of its sensing transistor to operate in its linear region of its Source-Drain IV characteristics.
- the sensing transistor of the second sensing path is used as a variable resistance.
- the second sensing path may be coupled to the first sensing path to control the first sensing transistor.
- the sensing transistor of the second sensing path With the sensing transistor of the second sensing path connected to the supply source and operating in its linear region, its output current is linearly changing with the voltage provided by the supply source. Accordingly, the output voltage provided by the supply source will be set automatically so that regulation of the first and second loops is achieved. Particularly, the second loop comprising the second sensing path and the supply source is regulated in such way that a current given by the voltage difference between the drain source voltages of the sensing transistor of the first sensing path and the sensing transistor of the second sensing path is substantially maintained constant.
- the gate source voltages of the sensing transistors of both sensing paths are matched.
- the dimensions of both sensing paths may be substantially equal or differ by a fixed and particularly an integer value.
- the first and the second sensing path may each comprise a second transistor, the gates of both second transistors being coupled via a voltage source.
- Said voltage source may provide a voltage restricting the sensing transistor of the second sensing path to operate in its linear region.
- the voltage source may therefore be arranged between the gates of both second transistors.
- the said voltage source may also be arranged in series with drain of second sensing transistor.
- the current source may comprise a third loop having a comparator or differential amplifier coupled to the first sensing path and to the output terminal to provide a comparison signal to the gate of the second transistor in the first sensing path. Accordingly, the third loop is adapted to regulate the voltage within the first sensing path to the output voltage given by the external load connected to the output terminal of the current source.
- the adjustment device comprises an adjustment transistor.
- the adjustment transistor may be matched with the first sensing transistor of the first sensing path.
- the first loop may comprise an additional comparator or differential amplifier adapted to receive an output current provided by the first sensing path and a reference current.
- An output of the comparator may provide the control signal.
- an output of the comparator may be coupled to the gate of the sensing transistor of the first sensing path, the adjustment input of the adjustment device and the gate of the sensing transistor of the second sensing path.
- the second loop may comprise a comparator or differential amplifier which is adapted to receive a reference current and an output current provided by the second sensing path.
- the comparator may provide an error signal based on a comparison of the received input signals.
- An output of the comparator is coupled to the supply source within the second loop.
- the supply source is adapted to control its output signal in response to said control signal.
- the supply source of the second loop may comprise an adjustable DC/DC converter or an adjustable charge pump.
- An adjustable DC/DC converter may comprise one or more amplifiers or comparators to compensate any deviation between an adjustment signal derived by the output current of the second sensing path and a reference current.
- the second loop may also comprise a current/voltage converter adapted to receive a current provided by the second sensing path and to provide a respective voltage control signal thereof.
- the current/voltage converter is coupled to the adjustment terminal of the supply source.
- Another aspect is related to multiple current sources driven by a DC/DC converter or a charge pump.
- a single supply source may provide the supply signal for a plurality of current sources, each of the coupled to a specific load.
- Logic may be provided to select a current source out of the plurality of current sources which is not yet regulated.
- Such arrangement may comprise in an embodiment at least two current source circuits having an input terminal connected to an output terminal of a supply source, the supply source having an adjustment terminal.
- the at least two current source circuits may comprise the first loop as well as the second sensing path as indicated above. They may also comprise the third loop.
- the arrangement may further comprise a multiplexer unit or a decoder unit which receives digital regulation signals as well as analog adjustment signals from the at least two current source circuits.
- the regulation signal indicates whether the respective current source circuit and particularly the first loop have achieved regulation of the output current or not.
- the decoder logic may switch respective switches to apply the analog adjustment signal of the respective current source circuit to the adjustment terminal of the supply source.
- the decoder may use a priority of offering locking to a current source circuit whose output voltage is expected to be higher than the other current sources output voltages.
- circuits or elements are represented enlarged with respect to other elements. Such enlargement is for illustration purposes and does not reflect differences in real size when implementing those elements.
- the circuits and sub-circuits shown herein can be implemented in a single semiconductor body as an integrated circuit or as separated circuits using integrated as well as discrete components and devices.
- FIG. 1A shows an embodiment of a current source according to the proposed idea.
- the current source comprises three regulation loops Loop1, Loop2 and Loop3.
- the current source comprises an adjustment device Mp, which in this case is illustrated as field-effect transistor.
- the device Mp may comprise one or more field-effect transistors arranged in parallel, transmission gates of other devices suitable for the purpose of implementing a variable resistance.
- the adjustment device Mp is coupled to an output terminal of supply source 10 and provides an output voltage and current to an externally applied load 20.
- the gate of the adjustment device and transistor Mp receives a control voltage Vg which is provided by first loop Loop1.
- the first loop Loop1 comprises a first sensing path, a comparator or amplifier A1 and a first reference current source Ir1.
- the first sensing path includes a first current sensing transistor Ms1 connected in series to a second transistor M5.
- a drain terminal of the second transistor M5 is coupled to an non-inverting input of comparator A1.
- the inverting input of comparator A1 receives a reference current from reference source Ir1.
- the output of comparator A1 provides voltage control signal Vg to the gate of the current sensing transistor Ms1 in the first sensing path.
- the sensing transistor Ms1 is used to sense the current through the adjustment transistor Mp. As a result, the output current Ip is maintained constant with regulation of Loop1.
- a third loop Loop3 is implemented using the transistor M5 of the first current sensing path and a second comparator or amplifier A2. While the output of second comparator A2 is connected to the gate of transistor M5, the inverting input receives a voltage signal Vd1 derived by the resistance of the transistors M5 and Ms1. So, the inverting input of second comparator A2 is connected to a node between transistors Ms1 and M5, respectively. The non-inverting input of comparator A2 is connected to the output terminal to receive the output voltage Vled. The third loop regulates voltage Vd1 of the first current sensing path to the output voltage Vled.
- a second loop Loop2 comprising a second current sensing path including a second current sensing transistor Ms2 and a second transistor M8 connected in series.
- the drain terminal of the second transistor M8 provides an output current Ifb which is applied to an I-V converter 11A to generate an adjustment signal Vset as well as a digital regulation signal VREG.
- the adjustment signal Vset is applied to supply source 10 for adjusting the output voltage signal Vgen generated by the power source 10.
- power source 10 is also coupled to an external power supply Vbat.
- the external power supply may comprise a battery for example.
- second loop loop2 comprises a voltage generation device 15 arranged between the gate terminals of transistor M5 of the first sensing path and transistor M8 of the second sensing path.
- the voltage generation device may also be arranged between the drain terminal of Ms2 and source terminal of M8.
- the additional voltage generation device 15 is illustrated as a voltage source and provides a delta voltage V ⁇ , thereby restricting the second sensing transistor Ms2 to operate in a linear region of its I-V characteristics.
- the operation of current sensing transistor Ms2 of the second sensing path in its linear region results in regulation of output current Ifb of the second sensing path to a reference value Ir2 (not shown herein).
- a proper selection of delta voltage V ⁇ provided by voltage generation device 15 causes current sensing transistor Ms1 of the first sensing path to operate in saturation of its characteristics at the same time. With transistor Ms2 operating in its linear region, the current Ifb is linearly changing with the output voltage Vgen provided by the supply source. As a result the voltage Vgen applied to adjustment device Mp is adjusted such that adjustment device is still operating, but the voltage drop Vcurr is as small as possible thereby reducing power loss.
- FIG. 1B The operation of both transistors which preferably comprise the same source gate voltage are illustrated in FIG. 1B .
- the figure shows the IV-Source-Drain diagram of transistors Ms1 and Ms2 based on a pre-specified size S0.
- transistor Ms1 of the first sensing path is operating in its saturated region given by a minimum voltage drop Vds across Drain-Source where it can operate normally.
- transistor Ms2 is operating in its linear region.
- the basic units with Size S0 are shown herein. The difference between both operation points is given by V ⁇ and I ⁇ .
- the (basic) output current Ifb of the second sensing path is given by the difference of N Ms2 *(I0-I ⁇ ), wherein 10 is a basic unit current in steady state.
- the second sensing transistor Ms2 is matched with the first sensing transistor Ms1, particularly with respect to their Source-Gate voltage V SG as indicated in FIG. 1B .
- their size ratio may differ with a fixed and particularly integer value.
- the size ratio is N Ms2 /N Ms1 wherein N is a respective integer.
- the steady state current in Ms2 and Ms1 does not have the same ratio.
- the current in the second sensing transistor Ms2 is regulated to a somewhat lower value. Accordingly, I Ms2 is smaller than N Ms2 /N Ms1 * I Ms1 .
- transistor Ms2 is actually operating in a linear region of its characteristics as illustrated in FIG. 1B .
- V ⁇ is a predetermined reference voltage given by the voltage generation device 15
- Vds is the source-Drain voltage across Ms2.
- the drain voltage of the first sensing transistor Ms1 is V ⁇ volts smaller than the drain voltage Vd2 of transistor Ms2 of the second sensing transistor.
- Second loop Loop2 can achieve the regulation, then Loop1 regulation is guaranteed.
- the voltage drop Vcurr across the adjustment device and adjustment transistor Mp is by V ⁇ higher than the voltage drop across second sensing transistor Ms2. With minimum selection of V ⁇ given by the voltage generation device 15, which can maintain regulation of Loop1, the voltage drop across the adjustment device Mp can be maintained to lowest value.
- the output voltage of the supply source 10 will be set automatically so that all loops are stable.
- the minimum drain source voltage Vds(min) is determined.
- the minimum drain source voltage Vds(min) is given by Vgen, the output voltage of the supply source 10 minus the minimum output voltage Vled(min).
- the minimum drain source voltage Vds(min) corresponds to the minimum value at which Loop1 can regulate current Is1 through the sensing transistor Ms1 to the steady state value.
- the source gate voltage V SG is given by the difference between the output voltage Vgen-Vg wherein Vg is the output signal of the comparator A1 comparing a reference current Ir1 with the output current of the first sensing path.
- the found Source-Gate voltage V SG is now used to plot the basic IV characteristics of the basic device as presented in FIG. 1B .
- the voltage V ⁇ to be generated by the voltage generation device 15 can be chosen from the above-mentioned characteristics. Accordingly, 10 can be determined by choosing the appropriate voltage drop V ⁇ .
- Figure 5 illustrates an embodiment of the voltage generation device 15.
- the device comprises two current sources Ik. A first one is arranged between a terminal at which voltage Vgen is applied and a first output node connected to gate of transistor M8. A second one of the current source is arranged between ground terminal and a second node coupled to the gate of transistor M5. between both nodes a resistor Rk is provided. Said resistor may be adjustable. In any case a voltage drop as indicates occurs across resistor Rk, thereby generating voltage V ⁇ . Alternatively, any other method of generating voltage drop can be used to generate potential difference V ⁇ .
- FIG. 2 illustrates another embodiment according to the present invention.
- the output current Ifb of the second sensing path is applied to an I-V converter 11b (current voltage converter) providing an output voltage Vfb instead of an adjustment voltage Vset.
- the output voltage Vfb can be applied to an inverting input of an error amplifier included in the supply source 10.
- Said error amplifier can be part of a DC/DC converter or a charge pump, respectively.
- FIG. 3 shows yet another embodiment of a current source according to the present invention.
- an error signal Verr is generated directly using second loop Loop2.
- output current Ifb of the second sensing path is applied to an inverting input of a current comparator A4.
- the non-inverting input of the current comparator A4 receives a reference current provided by second reference current source Ir2.
- the output error current Ierr becomes zero if the output current Ifb of the second sensing path is in steady state and therefore corresponding to the reference current provided by the second reference current source Ir2.
- the output error current Ierr is converted to an output voltage Verr using a capacitor CC which also works as a compensation capacitor. If the output current Ifb increases, then the error current Ierr decreases and vice-versa.
- the error voltage signal Verr is directly applied to the source 10. Accordingly, any additional error amplifier within the supply source 10 is not required. Particularly, the design of a DC/DC converter or charge pump can be simplified.
- a second digital signal VREG is generated by the respective I-V converter 11a, 11b or 11c.
- Digital signal VREG is used to indicate whether the current source and particularly Loop1 of the current source has achieved regulation or has not achieved regulation. In this respect, a high value for signal VREG indicates a regulation for Loop1, while a low signal indicates that Loop1 has not yet achieved regulation.
- the output current Ifb of the second sensing path is compared with an additional reference current.
- Said reference current Iref is chosen to be smaller than the current 10 used for the basic unit of sensing transistor Ms1 of the first sensing path but greater than the basic current flowing through the basic unit of a sensing transistor Ms2 of the second sensing path. It may be given by N Ms2 * 10 > Iref > N Ms2 * (I0 - I ⁇ ).
- the basic unit is given by the respective currents through the first and second sensing transistors divided by the respective size values N Ms1 , N Ms2 . If the current Ifb is higher than the respective reference current, VREG becomes high. Otherwise, the control signal VREG is low.
- FIG. 4A illustrates the respective IV source drain diagram for the basic units of transistors Mp and Ms2.
- a resistor method is used for regulation of a constant current in the adjustment transistor Mp.
- the second sensing transistor Ms1 is omitted.
- adjustment transistor Mp is also used as sensing transistor Ms1 of the first sensing path given by adjustment transistor Mp and transistor M5.
- the second sensing path is a series circuit including resistor Rd, second sensing transistor Ms2 and second transistor M8.
- the first sensing path comprises resistor Rsns, adjustment transistor Mp and second transistor M5.
- the size ratio of adjustment transistor Mp to sensing transistor Ms2 of the second sensing path is equal to the ratio of resistor RD to resistor Rsns.
- the voltage drop Vrsns across the resistor Rsns equals Viref.
- the source of the adjustment transistor Mp is connected to resistor Rsns and to an inverting input of a comparator or amplifier 16.
- a non-inverting input of comparator 16 is connected to voltage source Viref. Accordingly, the current through Rsns is maintained constant.
- the current through reference Ird connected to the output of the first sensing path is very small compared to a load current drawn by load 20. Accordingly, the load current is maintained constant.
- An alternative arrangement can consist of no Rd and the source of Ms2 and Mp can be connected together.
- FIG. 6 shows a more detailed view of an implementation of FIG. 1A using field-effect transistors.
- the current source according to FIG. 6 comprises a supply source 10 generating an output voltage signal Vgen.
- Output voltage signal Vgen supplies first bias current source Ib1 and is also applied to the first sensing path, adjustment transistor Mp and transistor Ms2 of the second sensing path.
- Adjustment transistor Mp is connected with its drain terminal to the output terminal of the current source at which the load 20 is connected to.
- Output voltage Vled is derived by the resistance of load 20.
- the output terminal is also coupled to comparator A2 as illustrated in FIG. 1A , said comparator implemented by transistors M2, M6 and M7 as well as bias current sources Ib2 and Ib3.
- the output terminal of the current source is coupled to source terminals of transistors M2 and M6.
- Transistor M6 is coupled with its gate to the drain terminal, thereby forming a diode.
- Drain terminal of transistor M6 is also coupled to source terminal of transistor M7.
- the gate of transistor M7 is connected to its drain terminal and coupled to a bias current source Ib4.
- the respective output voltage VC2 is applied to transistor M8 of the first sensing path as well as to transistor M5 of the second sensing path.
- the output terminal of the current source is also connected to transistor M2, the gate of transistor M2 coupled to its drain terminal.
- the gate terminal is also connected to the gate terminal of transistor M1, said transistor M1 connected in series to transistor M5 and Ms1 of the first sensing path as well as to the voltage generation device 15.
- the other terminal of the voltage generation device 15 is connected to transistor M3, arranged between transistor M8 and Ms2 of the second sensing path.
- Loop1 comprises transistor M4 connected to drain terminal of transistor M5 as well as the bias current source Ib2.
- the source of transistor M4 represents the output for providing the gate voltage Vg to sensing transistors Ms1, adjustment transistor Mp and sensing transistor Ms2.
- the gate of transistor M4 receives a first bias voltage Vb1.
- transistor Ms2 In operation of the current source according to the embodiment of FIG. 6 , transistor Ms2 is restricted to operated in a linear region due to voltage generation device 15. Output current Ifb of the second sensing path is mirrored in current mirror 50, said current mirror having current mirror ratio J1.
- the current mirror is connected to a supply terminal for receiving external supply voltage Vbat, which is also applied to supply source 10.
- Current mirror 50 comprises a first current mirror transistor M10 connected in series to a second current mirror transistor M9. A first terminal of current mirror transistor M10 is connected to a node between a reference current source Ir4 and drain terminal of transistor M8, said transistor being part of the second sensing path.
- Current mirror transistors M9 and M10 mirror the current to transistors M11 and M12 to provide an output current If.
- Transistor M12 is also connected to reference current source Ir5. A node between transistor M12 and reference current source Ir5 is coupled to the adjustment input of supply source 10.
- voltage Vd1 between transistor M1 and sensing transistor Ms1 of the first sensing path is equalized to the output voltage Vled using transistors M1, M2, M5, M6 and M7 together with bias current sources Ibl, Ib2, Ib3 and Ib4.
- the first loop Loop1 regulates the current Is1 to the difference of bias source current Ib2 - Ib1.
- Second sensing path including transistors Ms2, M3 and M8 is used to regulate the output voltage Vgen. If the current through sensing transistor Ms2 increases, the output voltage will increase resulting in a decrease of the adjustment voltage Vset.
- Supply source 10 particularly a DC/DC converter or a charge pump, uses the adjustment voltage Vset as a reference voltage to increase or decrease output voltage Vgen of the supply source 10. Any increase in the output current Ifb from the steady state value is compensated by decreasing the output voltage Vgen.
- the arrangement according to FIG. 6 allows providing output voltage Vled with lower values than other implementations and particularly the implementations according to FIG. 8 and 9 .
- FIG. 7 shows a slightly different implementation.
- the reference source Ir5 is replaced by a constant resistor R.
- the resistor R functions as a current voltage converter resulting in a linear relationship between the output current Ifb and the adjustment voltage Vset.
- FIG. 8 illustrates an embodiment which does not use intermediate current mirrors for the generation of the adjustment voltage Vset.
- the drain terminal of transistor M8 providing the output current Ifb is connected to a first transistor and a second transistor arranged in series.
- the first transistor receives at its gate terminal a bias voltage vb2, thereby implementing a cascode.
- the gate of the second transistor is connected to the drain terminal of transistor M8.
- the output side also comprises first and second transistors. The first also receives bias voltage Vb2 while the second is connected to drain of transistor M8.
- both second transistors mirror the current to respective output with ratio J3.
- a reference current Ir3 is connected to the first output transistor of the current mirror to provide the adjustment signal Vset to the respective adjustment input of supply source 10. Due to the presence of the diode in the path of output current Ifb, the circuit cannot be operated with low output voltages Vled applied to load 20.
- the relationship between the output current Ifb of the second sensing path and the adjustment signal Vset applied to the supply source 10 is made linear due to the presence of resistor R connected between ground terminal and the adjustment terminal of the supply source.
- FIG. 10 A different embodiment and an implementation according to FIG. 2 are illustrated in FIG. 10 .
- the structure of Loop1 as well as of the comparators and the sensing paths are similar to the embodiments of FIG. 8 and 9 .
- the drain terminal of transistor M8 being part of the second sensing path is connected to an I-V converter implemented by a resistor R.
- resistor R is arranged between the drain terminal of transistor M8 and ground terminal.
- a node between transistor M8 and resistor R provides a feedback voltage Vfb to the adjustment input of the supply source 10.
- the implementation generates the feedback voltage Vfb instead of an adjustment signal Vset.
- the relation between the output current Ifb of the second sensing path and feedback voltage Vfb is linear and directly proportional due to the resistor R.
- Supply source 10 may comprise an error amplifier as explained in greater detail below.
- FIG. 11 A further embodiment which can achieve higher diode voltage operations is shown in FIG. 11 .
- the output current Ifb is mirrored by a first current mirror comprising transistors M9, M10 and M11, M12. Particularly, transistor M10 is connected to a node between reference current source IR4 and transistor M8 of the second sensing path. Output current Ifb is mirrored in transistor M9. Transistors M10 and M12 of the first current mirror receive a bias voltage at their gate terminals. Further, transistor M12 is connected to a reference current source providing the same reference current as the reference current source connected to transistor M8. Accordingly, the output current of the first current mirror is given by the current of reference current source Ir4 less the output current Ifb.
- Said current is again mirrored in a second current mirror having the same structure as the first current mirror.
- size and current mirror ratio of the first and second current mirror may be substantially equal as indicated herein by the same reference signs.
- the output current Ifb of transistor M12 of the second current mirror generates a voltage drop through I-V converter R to provide a feedback voltage VFB to the supply source 10.
- FIG. 12 shows an implementation of a DC/DC converter as a supply source using the adjustment signal Vset.
- the DC/DC converter according to the embodiment of FIG. 12 can be implemented in the current source according to FIG. 1A , 6 , 7 , 8 and 9 .
- the DC/DC converter may comprise an error amplifier ErrorAmp having a first input connected to the adjustment terminal to receive the adjustment signal Vset and a feedback signal Vfb.
- Said feedback signal is derived by a voltage divider comprising resistors R1, R2 which are arranged between the ground terminal and the output of the DC/DC converter.
- the resistive divider divides the output voltage Vgen of the converter to provide the feedback voltage Vfb.
- the error signal Ve provided by comparator ErrorAmp is applied to an adder unit 120, which also receives a compensation signal Vc for slope compensation as indicated in FIG. 12 .
- the difference between the error signal Ve and compensation signal Vc is applied to an inverting input of a comparator 121.
- Comparator 121 is part of a feedback loop also comprising a digital control unit 123, the converter and a coil current sensing device 124.
- the digital control unit 123 receives also a clock signal for driving the converter.
- the feedback using the coil current sensing provides the required feedback signal to achieve a stable output voltage Vgen.
- FIG. 13 shows a different implementation of a DC/DC converter. It can be used as a supply source for the current source according to the embodiments of FIG. 2 , FIG. 10 and 11 .
- the error amplifier 119 receives the feedback voltage signal Vfb and a reference signal which is externally applied.
- FIG. 14 shows a respective embodiment.
- the error signal Verr is applied directly to the adder 120.
- FIG. 15 illustrates a charge pump, which may be implemented in embodiments according to FIG. 1A , 8 , 7, 6 , 4A and 9 .
- error amplifier 119 receives the adjustment signal Vset and a feedback signal derived by a voltage divider comprising resistors R1, R2.
- the error signal Ve is converted to a frequency by a voltage-to-frequency converter 125 to provide a respective frequency-dependent clock signal to drive the charge pump.
- FIG. 16 and 17 illustrate respective implementations to process the voltage feedback signal Vfb or directly the error signal Verr.
- the present invention also allows implementing a plurality of current source circuits connected to a common supply source 10, each of them providing different output voltages Vled0, Vled1 and Vled2 dependent on the load connected thereto.
- current source circuits Cs0, Cs1 and Cs2 provide respective regulation signals VREG0, VREG1, VREG2 as well as adjustment signals Vset0, Vset1 and Vset2.
- the current source circuits Cs0, Cs1, Cs2 can be implemented using parts of the previous explained embodiments.
- FIG. 18 shows multiple current source circuits Cs0, Cs1 and Cs2 driven by a single DC/DC converter, said converter being the supply source.
- the adjustment terminal of DC/DC converter 10 is connected to a plurality of switches 60, 61 and 62 arranged in parallel. Each switch is switched in response to a control signal Con0, Con1, Con2 each of them provided by decoder logic 70.
- Decoder logic 70 receives voltage regulation signals VREG0, VREG1 and VREG2 of the respective current source circuits.
- Switches 60, 61 and 62 may apply, in response to the respective control signals, adjustment signals Vset0, Vset1, Vset2 provided by the current source circuits to the adjustment terminal of the supply source 10.
- the corresponding regulation loop Loop2 is achieved with current source circuits Cs0, Cs1 and Cs2.
- Each load connected to the current source circuits may have different resistance, so the current provided by the circuits Cs0, Cs1 and Cs2 may differ as well. Accordingly, output voltages Vled0, Vled1 and Vled2 may differ.
- Current source circuits Cs may include the circuitry of loopl, loop3 and the second sensing path as described earlier.
- the present invention proposes to use a decoder logic which automatically locks to the current source with the highest output voltage Vled. Such process will ensure a stable operation of all current sources implemented in this arrangement.
- the decoder logic 70 may use a priority of offering locking to a current source whose output voltage Vled is expected to be higher than the other current sources output voltages. Such a feature may reduce the time of locking the current source with the highest output voltage to the DC/DC converter.
- Decoder logic 70 determines the state of the regulation signals VREG of each current source Cs0, Cs1 and Cs2. If two or more of those signals are at low level, the decoder logic determines the current source with the pre-specified highest priority and provides a respective control signal Con to one of the switches 60, 61 or 62. All other control signals will remain low.
- the corresponding control signal Con for which the regulation signal VREG is low should be made high to close the respective switch, thereby connecting the respective adjustment signal to the adjustment terminal of supply source 10. This will provide a regulation of the supply source to the output voltage Vgen required to achieve a stable regulation. If no digital regulation signal VREG is low, the decoder logic will determine to stay in the last state and not change any control signals CON.
- FIG. 19 shows the state diagram for the decoder logic according to the embodiment of FIG. 18 .
- FIG. 20 shows the decoder input/output map for different regulation signals VREG and the respective control signals CON.
- any input combination will end up the last state in which all current sources are regulated.
- the first current source CSO has the highest priority. Accordingly, if two or more regulation signals are low, the decoder logic will switch the control signal Con assigned to the current source with the highest priority not yet regulated to high state. If only one regulation signal is low, the corresponding control signal for which the regulation signal is low is switched to high state. In any case, if one regulation signal VREG of any current source is high, the respective control signal Con assigned to that current source will not become high during the non-regulation state as seen in the decoder input/output map of FIG. 20 .
- the present invention allows providing current sources with higher efficiencies which can be used with any DC/DC converters or charge pumps. Combining a plurality of such current sources may provide a multiple current source arrangement which can particularly be supplied by a single supply source, for instance a single DC/DC converter or charge pump.
- the current source according to the present invention comprises a first loop controlling an adjustment transistor for providing the respective output current to a load connected thereto and a second loop. That second loop forces the supply source to generate an output voltage, which is set to a value small enough to reduce any power loss due to a voltage drop across the adjustment device of the current source.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Dc-Dc Converters (AREA)
- Electronic Switches (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AT08021645T ATE519355T1 (de) | 2008-12-12 | 2008-12-12 | Stromquelle und stromquellenanordnung |
EP08021645A EP2197244B1 (fr) | 2008-12-12 | 2008-12-12 | Source de courant et agencement de source de courant |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP08021645A EP2197244B1 (fr) | 2008-12-12 | 2008-12-12 | Source de courant et agencement de source de courant |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2197244A1 true EP2197244A1 (fr) | 2010-06-16 |
EP2197244B1 EP2197244B1 (fr) | 2011-08-03 |
Family
ID=40351921
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP08021645A Not-in-force EP2197244B1 (fr) | 2008-12-12 | 2008-12-12 | Source de courant et agencement de source de courant |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP2197244B1 (fr) |
AT (1) | ATE519355T1 (fr) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2533128A1 (fr) * | 2011-06-09 | 2012-12-12 | austriamicrosystems AG | Source de courant régulée et procédé pour la fourniture d'un courant à sortie régulée |
US8421526B2 (en) | 2009-02-12 | 2013-04-16 | Austriamicrosystems Ag | Circuit charge pump arrangement and method for providing a regulated current |
CN104184320A (zh) * | 2014-08-27 | 2014-12-03 | 电子科技大学 | 一种输出电流可控电流源 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5929617A (en) * | 1998-03-03 | 1999-07-27 | Analog Devices, Inc. | LDO regulator dropout drive reduction circuit and method |
DE10013216A1 (de) * | 2000-03-17 | 2001-09-20 | Tridonic Bauelemente | Spannungsversorgung von LED's für Beleuchtungszwecke |
US20040208011A1 (en) * | 2002-05-07 | 2004-10-21 | Sachito Horiuchi | Light emitting element drive device and electronic device having light emitting element |
-
2008
- 2008-12-12 EP EP08021645A patent/EP2197244B1/fr not_active Not-in-force
- 2008-12-12 AT AT08021645T patent/ATE519355T1/de not_active IP Right Cessation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5929617A (en) * | 1998-03-03 | 1999-07-27 | Analog Devices, Inc. | LDO regulator dropout drive reduction circuit and method |
DE10013216A1 (de) * | 2000-03-17 | 2001-09-20 | Tridonic Bauelemente | Spannungsversorgung von LED's für Beleuchtungszwecke |
US20040208011A1 (en) * | 2002-05-07 | 2004-10-21 | Sachito Horiuchi | Light emitting element drive device and electronic device having light emitting element |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8421526B2 (en) | 2009-02-12 | 2013-04-16 | Austriamicrosystems Ag | Circuit charge pump arrangement and method for providing a regulated current |
EP2533128A1 (fr) * | 2011-06-09 | 2012-12-12 | austriamicrosystems AG | Source de courant régulée et procédé pour la fourniture d'un courant à sortie régulée |
WO2012168051A1 (fr) * | 2011-06-09 | 2012-12-13 | Ams Ag | Source de courant régulée et procédé de fourniture d'un courant de sortie régulé |
CN104184320A (zh) * | 2014-08-27 | 2014-12-03 | 电子科技大学 | 一种输出电流可控电流源 |
CN104184320B (zh) * | 2014-08-27 | 2017-01-18 | 电子科技大学 | 一种输出电流可控电流源 |
Also Published As
Publication number | Publication date |
---|---|
EP2197244B1 (fr) | 2011-08-03 |
ATE519355T1 (de) | 2011-08-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100264718B1 (ko) | 조정기회로및반도체집적회로장치 | |
KR101614304B1 (ko) | 직렬 연결된 발광 다이오드 열들을 구동하는 전자 회로들 | |
US8941325B2 (en) | Light emitting device array driver circuit and current splitter circuit and method of splitting current therefor | |
JP4833652B2 (ja) | レギュレータ回路およびそれを搭載した自動車 | |
US7081742B2 (en) | Power supply apparatus provided with overcurrent protection function | |
US20080054815A1 (en) | Single inductor serial-parallel LED driver | |
JP4658623B2 (ja) | 定電流回路、それを用いた電源装置および発光装置 | |
JP4823765B2 (ja) | 電流出力型デジタルアナログ変換器ならびにそれを用いた負荷駆動装置および電子機器 | |
US20100148684A1 (en) | Supply device of circuit branches with led diodes | |
US20080007322A1 (en) | Power supply apparatus | |
US9450490B2 (en) | Automatic reference generator in switching boost converters | |
TW201315114A (zh) | 用以改良驅動負載的dc-dc轉換器的短工作循環行為之電子電路及技術 | |
JP2005537669A (ja) | 高効率ledドライバ | |
JP7008523B2 (ja) | 過電流制限回路、過電流制限方法及び電源回路 | |
KR20130028943A (ko) | 정전류 회로 및 이 정전류 회로를 이용하는 발광 다이오드 구동 장치 | |
US9176512B2 (en) | Multi-current source and method for regulating current | |
KR101332102B1 (ko) | 가변전원의 온도보상 전원전압 출력회로 및 그 방법 | |
US20080068066A1 (en) | High efficiency white LED drivers | |
KR101387235B1 (ko) | 정전압 생성회로 및 정전압 생성 방법 | |
US20140312865A1 (en) | Voltage generator with current source compensated for an error current operable over a wide voltage range | |
EP2197244B1 (fr) | Source de courant et agencement de source de courant | |
US20170269619A1 (en) | Charge Injection for Ultra-Fast Voltage Control in Voltage Regulators | |
KR20170044342A (ko) | 전압 레귤레이터 및 그의 동작 방법 | |
US10095253B2 (en) | Ladder circuitry for multiple load regulation | |
US8421526B2 (en) | Circuit charge pump arrangement and method for providing a regulated current |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA MK RS |
|
17P | Request for examination filed |
Effective date: 20101115 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
AKX | Designation fees paid |
Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: AUSTRIAMICROSYSTEMS AG |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602008008546 Country of ref document: DE Effective date: 20110929 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: VDEP Effective date: 20110803 |
|
LTIE | Lt: invalidation of european patent or patent extension |
Effective date: 20110803 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111103 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111205 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111203 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 519355 Country of ref document: AT Kind code of ref document: T Effective date: 20110803 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111104 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 |
|
26N | No opposition filed |
Effective date: 20120504 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20111231 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602008008546 Country of ref document: DE Effective date: 20120504 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20120831 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20111212 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111114 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120102 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20111212 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20111103 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20121212 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20121231 Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110803 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20121231 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20121212 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20181214 Year of fee payment: 11 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R079 Ref document number: 602008008546 Country of ref document: DE Free format text: PREVIOUS MAIN CLASS: H05B0033080000 Ipc: H05B0045000000 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602008008546 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200701 |