EP2063328A2 - Elektronischer funktionssteuerungsschaltkreis von peripheriegeräten einer uhr - Google Patents

Elektronischer funktionssteuerungsschaltkreis von peripheriegeräten einer uhr Download PDF

Info

Publication number
EP2063328A2
EP2063328A2 EP08169910A EP08169910A EP2063328A2 EP 2063328 A2 EP2063328 A2 EP 2063328A2 EP 08169910 A EP08169910 A EP 08169910A EP 08169910 A EP08169910 A EP 08169910A EP 2063328 A2 EP2063328 A2 EP 2063328A2
Authority
EP
European Patent Office
Prior art keywords
processor
electronic circuit
watch
circuit according
peripheral controllers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP08169910A
Other languages
English (en)
French (fr)
Other versions
EP2063328A3 (de
EP2063328B1 (de
Inventor
Yves Godat
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EM Microelectronic Marin SA
Original Assignee
EM Microelectronic Marin SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by EM Microelectronic Marin SA filed Critical EM Microelectronic Marin SA
Priority to EP08169910.0A priority Critical patent/EP2063328B1/de
Publication of EP2063328A2 publication Critical patent/EP2063328A2/de
Publication of EP2063328A3 publication Critical patent/EP2063328A3/de
Application granted granted Critical
Publication of EP2063328B1 publication Critical patent/EP2063328B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G04—HOROLOGY
    • G04G—ELECTRONIC TIME-PIECES
    • G04G21/00—Input or output devices integrated in time-pieces
    • G—PHYSICS
    • G04—HOROLOGY
    • G04G—ELECTRONIC TIME-PIECES
    • G04G19/00—Electric power supply circuits specially adapted for use in electronic time-pieces

Definitions

  • the present invention generally relates to an electronic circuit for managing the operation of a watch having several functions. These functions are performed by different devices, each of these devices being controlled by a controller.
  • the electronic circuit comprises a processor connected to a non-volatile memory that contains instructions to be made, peripheral controllers for interacting with watch peripherals, and connection means arranged to allow peripheral controllers to the non-volatile memory and the processor communicating information relating to the operation of said watch, with each other.
  • the electronic circuits for managing this watch, that is to say for example to count the seconds, to rotate the hands or to manage the manual action of the user on the buttons of said watch.
  • the electronic circuits according to the prior art comprise a processor associated with a non-volatile memory storing program lines necessary for the operation of the watch, as well as peripheral controllers. These device controllers are responsible for making the connection between the devices of the watch such as the motor / needle assembly, the chain of division or others.
  • connection means for the transfer of information are arranged so that all communications pass through said processor.
  • each watch circuit is specifically wired according to the functions it has. This entails significant inventory risks of electronic watch circuits in the event that they have not had the expected success.
  • the invention relates to an electronic watch circuit which overcomes the aforementioned drawbacks of the prior art, namely large consumptions and a lack of flexibility, said circuit being intended to execute operations independently of the processor and / or the memory nonvolatile.
  • the invention relates to an electronic circuit for managing the operation of a watch cited above, which is characterized in that further includes initialization means that can act on the device controllers to initialize them and enable them to perform operations independently of the processor and / or the nonvolatile memory.
  • An advantage of the circuit according to the invention is that an initialization means is able to act on the peripheral controllers to initialize them and enable them to execute operations independently of the processor and / or the non-volatile memory. This ensures that on the one hand, it is possible for the peripherals to be autonomous with respect to the processor with or without the non-volatile memory without closing the door to a reintegration of said processor in the management of the operation of the watch. On the other hand, this allows a reduction of the power consumption which would go from 7.6 ⁇ A during a management according to the prior art to a consumption of the order of 400nA in the case of management according to the present invention.
  • Another advantage of the present invention is to guarantee a flexibility of the electronic watch circuit so that according to the present invention, the number of applications in the circuit is not fixed. This allows a series of manufacturing to another, less worry about inventory problems since the circuit is flexible enough to implement applications other than the original ones and therefore use this circuit in many products.
  • the present invention also relates to a method for initializing an electronic watch circuit so that the latter can be managed without the processor and the non-volatile memory where the code lines coding the applications are stored, are put into operation. .
  • this method is characterized in that an access to the initialization means is performed, then a reading of the data therein is made for then executed which allows the initialization of the controllers of peripherals.
  • a particular step of the process is the subject of the dependent claim 12.
  • the figure 1 schematically represents the electronic watch circuit 1 according to the present invention.
  • This circuit 1 manages the operation of a watch and comprises in the same chip, a processor 2 communicating with a non-volatile memory 3, peripheral controllers 4 communicating outside the electronic circuit 1 with the peripherals of the watch and communicating with the receiver.
  • internal circuit itself via connecting means 6a, 6b and 7.
  • These connecting means 6a, 6b and 7 allow peripheral controllers to communicate with each other but also with the processor 2 and therefore also with the non-volatile memory 3.
  • the electronic circuit 1 is powered by a voltage source, typically a battery, whose voltage is preferably 1.55V although a voltage other than this may be used. Of course, other power supply means are possible.
  • a voltage source typically a battery, whose voltage is preferably 1.55V although a voltage other than this may be used.
  • other power supply means are possible.
  • the technology used for it may be a nonvolatile memory technology 3 allowing the realization of a nonvolatile memory 3 of Flash or EEPROM type.
  • These non-volatile memories 3 allow rewriting of the data in the case of partial or total reprogramming according to the evolution of the electronic watch circuit 1 in time.
  • nonvolatile memories can be used.
  • the choice of one type of memory compared to another is based on characteristics of size, capacity, power consumption see access performance and reading of each type of memory considered.
  • This non-volatile memory 3 is intended to contain lines of codes of the instructions used for the operation of the watch. These instructions can be divided into two categories: standard instructions and specific instructions. Standard instructions are those instructions of the watch that are most commonly used or that are permanently integrated into electronic watch systems. For example, instructions for incrementing the time, displaying the time, the date or even the chronograph functions. Conversely, specific instructions are those instructions which are not necessary for the proper functioning of the watch or which are not all the time implanted in watches such as the instructions for managing a transceiver, instructions for use. external sensor controls, meteorological function management instructions, etc. Preferably, it is arranged for the non-volatile memory 3 to be consists of two distinct areas: a first where the standard instructions are written and a second where the specific instructions are written.
  • peripheral designation is given for the systems of the watch which are useful for the operation of said watch and the realization of the functions that the latter proposes.
  • the quartz accompanied by its division chain for timing the different elements.
  • the present circuit 1 comprises a single oscillator for clocking all the elements of the watch.
  • Other devices may be the motor systems of the hands or the display screen depending on whether it is an analog watch or digital.
  • the inputs / outputs that is to say the different buttons of the watch
  • optional peripherals can be the engine systems of a chronograph or the management systems of any function using a sensor like a compass or altimeter or whatever.
  • Each device is thus connected to a peripheral controller 4 located in said electronic watch circuit 1.
  • controllers each include an initialization register 5 for setting certain internal data to each peripheral such as, for example, the characteristics of the driving pulses: frequency , length or other in the case of the device controller of the driving pulse generator.
  • the different elements of the electronic circuit 1 are connected to each other via the connecting means 6a, 6b and 7. These are represented on the figure 1 partly by 2 multiplexers 6a and 6b. These multiplexers 6a and 6b are called initialization multiplexer 6a for the one which serves above all to allow initialization of the initialization registers 5 of the peripheral controllers 4, and the operating multiplexer 6b, for the one which serves for its part. allow the flow of data between the different elements when the circuit 1 is in normal operation.
  • the two multiplexers 6a and 6b are connected to the different elements by communication buses 7.
  • the processor 2 which is also capable of communicating with the 4. This is because the circuit 1 may optionally be independent of processor 2 and nonvolatile memory 3. It will also be pointed out that other connection means 6a, 6b and 7 may be used in the electronic watch circuit 1 according to the present invention.
  • the present circuit 1 differs from what is currently known by the presence of an initialization means 8 for configuring the peripheral controllers 4 and the connecting means 6a, 6b and 7 that is say the multiplexers 6a and 6b, so that the peripherals can operate completely independently of the processor 2 and the non-volatile memory 3.
  • This initialization means 8 is represented on the figure 1 as a programmable memory 8 containing the initialization data to be implemented in the initialization registers 5 of the peripheral controllers 4 and the initialization data of the connecting means 6a and 6b.
  • This programmable memory 8 is connected to the initialization registers 5 of the peripheral controllers 4 via the initialization multiplexer 6a and a communication bus 7.
  • This initialization means 8, the peripheral controllers 4 and the connection means 6a, 6b and 7 form the autonomous assembly 9 used for the watch to operate without intervention of the processor 2 and the non-volatile memory 3.
  • the initialization instructions that are set in the boot registers 5 of the peripheral controllers 4 are the following data. As data implanted in the various initialization registers, we first find the specific characteristics of the devices such as those mentioned before, these not contributing to the decrease in the power consumption of circuit 1, that is to say, not contributing to make the peripherals autonomous. The problem is solved by the implementation of instructions configuring the inputs / outputs of each device controller 4.
  • each device controller 4 has a series of inputs / outputs allowing it on the one hand to communicate with the device that corresponds to it, that is to say to receive information from the latter and other part to communicate with the processor 2, that is to say to transmit information to the processor 2 and to receive the data of the latter to be transmitted to the device.
  • the processor 2 that is to say to transmit information to the processor 2 and to receive the data of the latter to be transmitted to the device.
  • the processor 2 will process this information, that is to say, interpret what this change of state means and act accordingly, that is to say execute the instruction that manages the chronograph and transmit it to the corresponding peripherals, namely the chronograph and chronograph hands and motor as well as the clock.
  • the present invention differs from the prior art in that, in the case of the example above, the change of state of the actuated button variable will be sent directly to the peripherals so that they can fulfill their purpose. function.
  • the processor 2 which on the one hand, allows us to save time of cycles and on the other hand, allows us to gain in consumption since n There is no need to turn on processor 2 to perform these tasks.
  • the electronic watch circuit 1 had the possibility of using the processor 2 in order to execute specific instructions. But it should be noted that the processor 2 can also be turned on to execute standard instructions if necessary. Therefore, we will explain below the process so that the processor 2 is used for the purpose of executing these instructions.
  • the processor 2 must be able to be reset at any time as soon as an instruction that it is specific or standard, must be executed by said processor 2. For this, it is expected that each device can be able to send an interruption signal via the connection means 6a, 6b and 7 to the processor 2.
  • This interrupt signal enables the operation of the processor 2 so that to execute the instructions stored in the nonvolatile memory 3. To do this, the interrupt signal, once received by the processor 2, will trigger the awakening of the latter, which will then go from a passive mode to a active mode where he can perform tasks.
  • the processor 2 will access the non-volatile memory, read the corresponding instruction and then execute it, once this instruction has been executed, the processor 2 will be able to switch from an active mode to a passive mode in order to reduce the overall power consumption of the electronic watch circuit 1.
  • this embodiment where an interruption signal is used to allow the execution of instructions by the processor 2, is used for the execution of specific instructions.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Electric Clocks (AREA)
EP08169910.0A 2007-11-26 2008-11-25 Elektronischer funktionssteuerungsschaltkreis von peripheriegeräten einer uhr Active EP2063328B1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP08169910.0A EP2063328B1 (de) 2007-11-26 2008-11-25 Elektronischer funktionssteuerungsschaltkreis von peripheriegeräten einer uhr

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP07121548A EP2063327A1 (de) 2007-11-26 2007-11-26 Elektronischer Funktionssteuerungsschaltkreis von Peripheriegeräten einer Uhr
EP08169910.0A EP2063328B1 (de) 2007-11-26 2008-11-25 Elektronischer funktionssteuerungsschaltkreis von peripheriegeräten einer uhr

Publications (3)

Publication Number Publication Date
EP2063328A2 true EP2063328A2 (de) 2009-05-27
EP2063328A3 EP2063328A3 (de) 2010-03-03
EP2063328B1 EP2063328B1 (de) 2019-04-24

Family

ID=39092719

Family Applications (2)

Application Number Title Priority Date Filing Date
EP07121548A Withdrawn EP2063327A1 (de) 2007-11-26 2007-11-26 Elektronischer Funktionssteuerungsschaltkreis von Peripheriegeräten einer Uhr
EP08169910.0A Active EP2063328B1 (de) 2007-11-26 2008-11-25 Elektronischer funktionssteuerungsschaltkreis von peripheriegeräten einer uhr

Family Applications Before (1)

Application Number Title Priority Date Filing Date
EP07121548A Withdrawn EP2063327A1 (de) 2007-11-26 2007-11-26 Elektronischer Funktionssteuerungsschaltkreis von Peripheriegeräten einer Uhr

Country Status (2)

Country Link
US (1) US8130596B2 (de)
EP (2) EP2063327A1 (de)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2977690B1 (fr) * 2011-07-04 2013-08-02 St Microelectronics Rousset Procede d'initialisation de registres d'organes peripheriques dans un microcontroleur
US9002322B2 (en) 2011-09-29 2015-04-07 Apple Inc. Authentication with secondary approver
US8769624B2 (en) 2011-09-29 2014-07-01 Apple Inc. Access control utilizing indirect authentication
WO2014143776A2 (en) 2013-03-15 2014-09-18 Bodhi Technology Ventures Llc Providing remote interactions with host device using a wireless device
US10482461B2 (en) 2014-05-29 2019-11-19 Apple Inc. User interface for payments
EP3108342B1 (de) 2014-05-30 2019-10-23 Apple Inc. Übergang von der verwendung einer vorrichtung zur nächsten
US9967401B2 (en) 2014-05-30 2018-05-08 Apple Inc. User interface for phone call routing among devices
US10339293B2 (en) 2014-08-15 2019-07-02 Apple Inc. Authenticated device used to unlock another device
US10353345B2 (en) 2015-02-13 2019-07-16 Microdul Ag Electronic circuit for controlling the operation of a watch
DK179186B1 (en) 2016-05-19 2018-01-15 Apple Inc REMOTE AUTHORIZATION TO CONTINUE WITH AN ACTION
CN109313759B (zh) 2016-06-11 2022-04-26 苹果公司 用于交易的用户界面
US10621581B2 (en) 2016-06-11 2020-04-14 Apple Inc. User interface for transactions
WO2017218094A1 (en) * 2016-06-12 2017-12-21 Apple Inc. User interfaces for transactions
DK201670622A1 (en) 2016-06-12 2018-02-12 Apple Inc User interfaces for transactions
US20180068313A1 (en) 2016-09-06 2018-03-08 Apple Inc. User interfaces for stored-value accounts
US10496808B2 (en) 2016-10-25 2019-12-03 Apple Inc. User interface for managing access to credentials for use in an operation
US11431836B2 (en) 2017-05-02 2022-08-30 Apple Inc. Methods and interfaces for initiating media playback
US10992795B2 (en) 2017-05-16 2021-04-27 Apple Inc. Methods and interfaces for home media control
US20220279063A1 (en) 2017-05-16 2022-09-01 Apple Inc. Methods and interfaces for home media control
CN111343060B (zh) 2017-05-16 2022-02-11 苹果公司 用于家庭媒体控制的方法和界面
KR102389678B1 (ko) 2017-09-09 2022-04-21 애플 인크. 생체측정 인증의 구현
KR102185854B1 (ko) 2017-09-09 2020-12-02 애플 인크. 생체측정 인증의 구현
US11170085B2 (en) 2018-06-03 2021-11-09 Apple Inc. Implementation of biometric authentication
US11010121B2 (en) 2019-05-31 2021-05-18 Apple Inc. User interfaces for audio media control
WO2020243691A1 (en) 2019-05-31 2020-12-03 Apple Inc. User interfaces for audio media control
US11816194B2 (en) 2020-06-21 2023-11-14 Apple Inc. User interfaces for managing secure operations
US11392291B2 (en) 2020-09-25 2022-07-19 Apple Inc. Methods and interfaces for media control with dynamic feedback
US11847378B2 (en) 2021-06-06 2023-12-19 Apple Inc. User interfaces for audio routing
US11784956B2 (en) 2021-09-20 2023-10-10 Apple Inc. Requests to add assets to an asset account

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04316114A (ja) * 1991-04-16 1992-11-06 Seiko Epson Corp 時計用ｃｐｕ・ｉｃ
US5289452A (en) * 1988-06-17 1994-02-22 Seiko Epson Corporation Multifunction electronic analog timepiece
US7072080B1 (en) * 1999-09-02 2006-07-04 Brother Kogyo Kabushiki Kaisha Information processor
US20060285442A1 (en) * 2005-03-25 2006-12-21 Jean-Bernard Maeder Timepiece having compass feature

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5169664A (en) * 1974-12-13 1976-06-16 Suwa Seikosha Kk Denshidokei
US4219999A (en) * 1977-03-03 1980-09-02 Citizen Watch Company, Limited Electronic timepiece equipped with battery life display
JPS59200327A (ja) * 1983-04-26 1984-11-13 Nec Corp 周辺装置の制御方式
JPS6188179A (ja) * 1984-10-05 1986-05-06 Seiko Instr & Electronics Ltd 電池寿命表示付電子時計
US5633573A (en) * 1994-11-10 1997-05-27 Duracell, Inc. Battery pack having a processor controlled battery operating system
CN1125383C (zh) * 1996-08-01 2003-10-22 时至准钟表股份有限公司 电子钟表
US5995820A (en) * 1997-06-17 1999-11-30 Lsi Logic Corporation Apparatus and method for calibration of sleep mode clock in wireless communications mobile station
JP3816197B2 (ja) * 1997-07-18 2006-08-30 シチズン時計株式会社 充電式電子時計
WO2000013066A1 (fr) * 1998-08-31 2000-03-09 Citizen Watch Co., Ltd. Montre electronique ayant une fonction de generation d'electricite
JP4560158B2 (ja) * 1999-11-24 2010-10-13 シチズンホールディングス株式会社 充電式電子時計
JP4316114B2 (ja) 2000-06-30 2009-08-19 コニカミノルタホールディングス株式会社 モデルの変形方法およびモデリング装置
US7154816B2 (en) * 2000-09-27 2006-12-26 Citizen Watch Co., Ltd. Electronic watch and electronic watch control method
JP3905703B2 (ja) * 2000-11-29 2007-04-18 株式会社ルネサステクノロジ データプロセッサ及びデータ処理システム
US6961859B2 (en) * 2002-01-30 2005-11-01 Hewlett Packard Development Company, L.P Computing device having programmable state transitions

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5289452A (en) * 1988-06-17 1994-02-22 Seiko Epson Corporation Multifunction electronic analog timepiece
JPH04316114A (ja) * 1991-04-16 1992-11-06 Seiko Epson Corp 時計用ｃｐｕ・ｉｃ
US7072080B1 (en) * 1999-09-02 2006-07-04 Brother Kogyo Kabushiki Kaisha Information processor
US20060285442A1 (en) * 2005-03-25 2006-12-21 Jean-Bernard Maeder Timepiece having compass feature

Also Published As

Publication number Publication date
EP2063327A1 (de) 2009-05-27
EP2063328A3 (de) 2010-03-03
US8130596B2 (en) 2012-03-06
US20090135678A1 (en) 2009-05-28
EP2063328B1 (de) 2019-04-24

Similar Documents

Publication Publication Date Title
EP2063328B1 (de) Elektronischer funktionssteuerungsschaltkreis von peripheriegeräten einer uhr
EP2579186B1 (de) Verfahren zur Authentifizierung einer elektronischen Armbanduhr, und elektronische Armbanduhr zu dessen Umsetzung
CH684044B5 (fr) Pièce d'horlogerie analogique pouvant afficher des informations supplémentaires.
FR2815432A1 (fr) Carte ic, procede de commande de mise a jour de donnees, procede de commande de restauration de donnees ou de messages
EP0606806B1 (de) Integrierte Schaltung mit Mikroprozessor, Speicher und internen Konfigurierbaren Peripherie
FR2865301A1 (fr) Procede et systeme pour l'echange de donnees entre des instruments de commande
EP0735489B1 (de) Verfahren zum Schützen nichtflüchtiger Speicherbereiche
FR2764716A1 (fr) Procede de modification de sequences de code et dispositif associe
EP0742516A2 (de) Vorrichtung zur Inbetriebsnahme einer Halbleiterschaltung
CN1963834A (zh) 信息显示装置
EP0502292B1 (de) Initialisierungsverfahren für die ewige Kalenderuhr eines analogen Quartzchronographen und Quarzchronograph zur Durchführung dieses Verfahrens
EP2130097B1 (de) Verfahren zum zugreifen einen nichtflüchtigen speicher für eine uhr
WO2017212157A1 (fr) Procede de calibration d'une horloge d'un circuit de carte a puce, et systeme associe
EP0838053A1 (de) Verfahren und gerät zur evolution eines programmes in rom
JP2019138713A (ja) タイマ計測装置、電子時計、タイマ計測方法及びプログラム
EP1632863B1 (de) Programmierbare Vorrichtung für einer Steuerschnittstelle.
CH672222B5 (de)
FR2480958A1 (fr) Piece d'horlogerie a affichage numerique commandee par une seule touche
FR2618927A1 (fr) Dispositif electronique portatif
FR2772948A1 (fr) Microcontroleur avec interface perfectionnee et procede d'utilisation
FR2964481A1 (fr) Dispositif ameliore pour la configuration d'un composant programmable, systeme integrant ce dispositif, et procede associe
WO2001099113A1 (fr) Circuit de detection d'utilisation
CH705613A2 (fr) Procédé d'authentification d'une montre électronique, et montre électronique pour sa mise en œuvre.
FR2657181A1 (fr) Procede et dispositif pour associer a la reception d'impulsions de reinitialisation par un microprocesseur l'acces a des sous-programmes differents.
WO1997029448A1 (fr) Etiquette electro-optique

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA MK RS

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA MK RS

17P Request for examination filed

Effective date: 20100903

17Q First examination report despatched

Effective date: 20100930

AKX Designation fees paid

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602008059827

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: G04G0001020000

Ipc: G04G0019000000

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RIC1 Information provided on ipc code assigned before grant

Ipc: G04G 21/00 20090527ALI20181029BHEP

Ipc: G04G 19/00 20060101AFI20181029BHEP

INTG Intention to grant announced

Effective date: 20181205

RIC1 Information provided on ipc code assigned before grant

Ipc: G04G 19/00 20060101AFI20181029BHEP

Ipc: G04G 21/00 20100101ALI20181029BHEP

RIN1 Information on inventor provided before grant (corrected)

Inventor name: GODAT, M. YVES

RIC1 Information provided on ipc code assigned before grant

Ipc: G04G 21/00 20100101ALI20181029BHEP

Ipc: G04G 19/00 20060101AFI20181029BHEP

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602008059827

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1124856

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190515

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: FRENCH

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20190424

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190724

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190824

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190725

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190724

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1124856

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190424

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190824

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602008059827

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

26N No opposition filed

Effective date: 20200127

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20191125

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20191130

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20191125

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20191125

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20191125

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20191130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20081125

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190424

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230611

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20231019

Year of fee payment: 16

Ref country code: DE

Payment date: 20231019

Year of fee payment: 16

Ref country code: CH

Payment date: 20231201

Year of fee payment: 16