EP1990699A1 - Current generation circuit and current generation method - Google Patents

Current generation circuit and current generation method Download PDF

Info

Publication number
EP1990699A1
EP1990699A1 EP07009255A EP07009255A EP1990699A1 EP 1990699 A1 EP1990699 A1 EP 1990699A1 EP 07009255 A EP07009255 A EP 07009255A EP 07009255 A EP07009255 A EP 07009255A EP 1990699 A1 EP1990699 A1 EP 1990699A1
Authority
EP
European Patent Office
Prior art keywords
current
output
generation circuit
reference voltage
vref
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP07009255A
Other languages
German (de)
French (fr)
Other versions
EP1990699B1 (en
Inventor
Robert Taylor
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ams Osram AG
Original Assignee
Austriamicrosystems AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Austriamicrosystems AG filed Critical Austriamicrosystems AG
Priority to EP20070009255 priority Critical patent/EP1990699B1/en
Publication of EP1990699A1 publication Critical patent/EP1990699A1/en
Application granted granted Critical
Publication of EP1990699B1 publication Critical patent/EP1990699B1/en
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02Regulating voltage or current
    • G05F3/08Regulating voltage or current wherein the variable is dc
    • G05F3/10Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/24Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only
    • G05F3/242Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage

Definitions

  • the invention relates to a current generation circuit and a current generation method.
  • an electrical sensor in a measuring application can be supplied with such a current to achieve a measurement result being largely temperature independent.
  • a temperature dependency can be expressed by a temperature coefficient which denotes the relative change of the respective value when the temperature is changed.
  • the circuit comprises a reference unit, a current control circuit, a first and a second charge store and a current mirror.
  • the reference unit comprises a first reference output configured to provide a first reference voltage.
  • the current control unit comprises a first and a second current terminal and is configured to control a current between the first and the second current terminal depending on the first reference voltage.
  • the first and the second charge store each have a first and a second terminal. Said first terminals can be individually coupled to the first current terminal or to the second terminal of the respective charge store depending on a switching signal.
  • the current mirror comprises an input and an output, wherein the input is coupled to the second current terminal and the output is coupled to a current output of the current generation circuit.
  • the reference unit During operation of the current generation circuit, the reference unit generates the reference voltage which controls a current between the first and the second current terminal of the current control unit.
  • the first and the second charge store are alternately coupled to the first current terminal depending on the switching signal for alternately charging the first charge store or the second charge store.
  • the other one of the charge stores is at least partially discharged by coupling its first terminal to its respective second terminal.
  • the current between the first and the second current terminal is controlled such that the first and the second charge store are charged to the first reference voltage or to a voltage depending on the first reference voltage.
  • the current control unit comprises a regulated cascode circuit for controlling the current between the first and the second current terminal.
  • the current control unit comprises a voltage regulator controlling the voltage at the first current terminal.
  • the charging current for the first and the second charge store is also provided to the current mirror which on its input side is coupled to the second current terminal.
  • the current mirror amplifies the charging current and provides the amplified current as the output current of the current generation circuit.
  • the first and the second charge store can each comprise a first temperature dependency.
  • a capacitance value of the first and the second charge store can depend on the temperature.
  • the first and the second charge store each comprise a first temperature coefficient.
  • the reference unit can be configured to generate the reference voltage with a second temperature dependency which is opposite to the first temperature dependency or has a temperature coefficient which has an opposite value of the temperature coefficient of the first and the second charge store.
  • Possible ripples in the charging current resulting from switching between charging and discharging the charge stores can be filtered out by the current mirror which usually comprises transistors having resistive and capacitive properties or elements which result in a low pass filtering.
  • a current with a low temperature dependency can be generated.
  • the elements of the current generation circuit can easily be integrated into an integrated circuit, the current generation circuit can be produced with little effort.
  • a reference voltage is generated.
  • a charging current is generated by charging a first charge store depending on the reference voltage, whereas a second charge store is discharged.
  • the charging current is generated by charging a second charge store depending on the reference voltage, whereas the first charge store is discharged.
  • the charging current is amplified and provided as an output current. According to an embodiment the first and the second time period alternate periodically.
  • the reference voltage for example, can be generated with a temperature dependency, a temperature dependency of the charge stores can be compensated for. Therefore, the output current comprises a low or zero temperature dependency.
  • charging and discharging of the charge stores can be performed according to a switched capacitor principle, resulting in the temperature independent output current.
  • the first and the second charge store can be switched capacitors.
  • a temperature dependency of the reference voltage is selected such that a temperature dependency of the switched capacitors can be compensated for.
  • the reference unit comprises a second reference output configured to provide a second reference voltage which is basically temperature independent.
  • a voltage generated by a sensor which is driven by the temperature independent output current provided by the current generation circuit can be compared to the second reference voltage, making also the comparison result basically temperature independent.
  • Figure 1 shows an embodiment of a current generation circuit comprising a reference unit 10 which comprises a first reference output 101 configured to provide a first reference voltage VREF.
  • a current control unit 20 comprises a differential amplifier 210 having a first, non-inverting input (+) which is coupled to the first reference output 101.
  • An output 211 of the differential amplifier 210 is coupled to a control input 221 of a cascode transistor 220.
  • the current path of the cascode transistor 220 is coupled between a first current terminal 201 and a second current terminal 202.
  • the first current terminal 201 is furthermore coupled to a second, inverting input (-) of the differential amplifier 210.
  • the current control unit 20 comprises a regulated cascode circuit for controlling the current between the first and the second current terminal 201, 202.
  • the regulated cascode circuit is formed by the differential amplifier 210 and the cascode transistor 220.
  • the current control unit 20 can be utilized as a voltage regulator controlling the voltage at the first current terminal 201.
  • a charge store arrangement 30 comprises a first and a second charge store C1, C2 and switching elements S11, S12, S21, S22.
  • a first terminal 311 of the first charge store C1 is coupled to the first current terminal 201 via the switching element S11.
  • the first terminal 311 is further coupled to the second terminal 312 of the first charge store C1 via a switching element S12 by means of a ground potential terminal GND.
  • the first terminal 321 of the second charge store C2 is coupled to the first current terminal 201 via the switching element S21 and to its second terminal 322 via the switching element S22 and the ground potential terminal GND.
  • the current generation circuit further comprises a current mirror 40 comprising an input 401 coupled to the second current terminal 202.
  • An output 402 of the current mirror 40 is coupled to the current output 1 of the current generation circuit.
  • the reference unit 10 generates the reference voltage VREF which is provided to the current control unit 20.
  • the differential amplifier 210 generates an output signal which controls a current through the cascode transistor 220 such that a voltage VREF' at the first current terminal 201 which is provided to the inverting input (-) of the differential amplifier 210 is basically identical to the first reference voltage VREF.
  • the voltage VREF' is controlled by the current control unit 20. This is also the case if a voltage across the cascode transistor 220 changes, for example caused by a variation of a supply voltage.
  • the switching elements S11 and S22 are in a closed state, whereas the switching elements S12 and S21 are in an open state.
  • the first charge store C1 is provided with a charging current IC through the cascode transistor 220 for charging the first charge store C1 up to the first reference voltage VREF.
  • the second charge store C2 is discharged through the closed switching element S22.
  • the switching elements S11, S12, S21, S22 change their state such that during said second time period the switching elements S11 and S22 are in an open state and the switching elements S12 and S21 are in a closed state. Accordingly, the second charge store C2 is provided with the charging current IC and charged up to the first reference voltage VREF, whereas the first charge store C1 is discharged through the switching element S12.
  • a further, following time period can be similar to the first time period.
  • the charging current IC is generated both during the first and the second time period.
  • a continuous charging current IC is generated by the switched charging and discharging of the charge stores C1, C2.
  • the charging current IC is amplified by the current mirror 40 and provided as an output current IOUT at the current output 1.
  • the current mirror 40 usually comprises transistors having as well resistive and capacitive properties. Therefore, the current mirror 40 can perform a filtering of the charging current IC together with the amplification, wherein the filtering is comparable to a RC-low pass filtering. In other words, the current mirror 40 also smoothes the charging current IC which can comprise ripples because of the switching operations.
  • the charge stores C1, C2 can comprise capacitors which can be integrated into an integrated circuit.
  • the capacitors can be metal-insulator-metal (MIM) capacitors or other capacitors having polysilicon as an insulator.
  • varactors especially MOS varactors, can be used for the charge stores.
  • the capacitance value of the first and the second charge store C1, C2 can be adjusted.
  • the capacitance of the first and the second charge store has the same nominal value.
  • FIG 2 shows a timing diagram of a switching signal which can be used in the embodiment shown in Figure 1 .
  • the upper signal shows a first component of the switching signal for controlling the switching elements S11, S22 whereas the lower signal corresponds to a second component for controlling the switching elements S12, S21.
  • the first component is in a high state and the second component is in a low state.
  • the first component is in a low state and the second component is in a high state.
  • Further time periods correspond to the first and the second time period T1, T2.
  • the first time period T1 and the second time period T2 temporally alternately succeed one another.
  • the first and the second time period T1, T2 have the same length.
  • the switching signals have a non-overlapping high state such that only one of the charge stores C1, C2 is being charged at the same time. In other words it is possible that both switching signals are in a low state at the same time.
  • FIG 3 shows an embodiment of a clock generator 50 comprising a generator circuit 500 having a control input 501 and a clock output 502, at which a square wave clock signal CLK is generated. Furthermore, a synchronizer 503 is provided which is coupled to the clock output 502 and used for generating the switching signal component for controlling the switching elements S11, S22 and the switching signal component for controlling the switching elements S12, S21 from the clock signal CLK. As mentioned before, the switching signals can have a non-overlapping waveform.
  • the generator circuit 500 can be any kind of oscillator like a voltage controlled oscillator or a digitally controlled oscillator or even an uncontrolled oscillator.
  • a controlled oscillator By using a controlled oscillator, a clock frequency of the switching signal can be programmed, for example by a control signal or a control word at the control input 501.
  • the clock generator 50 can be any kind of non-overlapping clock waveform generator.
  • the switching signal can also be derived from the clock signal of a reference oscillator like a crystal oscillator.
  • the capacitance value C of the first and the second charge store C1, C2 can comprise a temperature dependency which can be expressed by a temperature coefficient TC CAP which in one embodiment has a positive value. In other words, the capacitance value C increases with an increasing temperature.
  • the reference unit 10 can comprise a bandgap circuit in one embodiment for providing a bandgap voltage.
  • the reference voltage VREF also having a temperature dependency can be derived from said bandgap voltage.
  • the temperature coefficient TC VREF of the reference voltage VREF is opposite to the temperature coefficient TC CAP of the charge stores C1, C2. For example, if the temperature coefficient TC CAP has a positive value, the temperature coefficient TC VREF of the reference voltage VREF has a negative value.
  • the temperature coefficient TC CAP of the charge stores C1, C2 can be compensated for by the temperature coefficient TC VREF of the reference unit 10 such that the output current IOUT is basically independent of the temperature.
  • a value for the output current IOUT can also be adjusted by varying the clock frequency f of the switching signal in the clock generator 50.
  • FIG. 4 shows an exemplary embodiment of a reference unit 10.
  • the reference unit 10 comprises an operational amplifier 110 which on its output side is coupled to a transistor 120.
  • An inverting input (-) is coupled to a reference input 111 and a non-inverting input (+) is coupled to a source connection of the transistor 120.
  • a drain connection of the transistor 120 is coupled to a supply voltage terminal VDD.
  • the reference unit 10 further comprises a resistor 130 and a temperature dependent current source 140 which are connected in series between the source connection of the transistor 120 and a ground potential terminal GND.
  • the first reference output 101 is coupled to a connection node of the resistor 130 and the current source 140.
  • a temperature independent voltage is provided, that means having a temperature coefficient being basically equal to zero.
  • the operational amplifier 110 controls a current through the transistor 120 such that a voltage at its source connection is equal to the voltage at the reference input 111.
  • the current source 140 can be a Proportional To Absolute Temperature (PTAT) current source having a negative temperature coefficient.
  • the reference voltage VREF at the first reference output 101 depends on the voltage drop across the resistor 130. Because of the temperature dependent current through the PTAT current source 140, said voltage drop and therefore the reference voltage VREF are also depending on the temperature. In other words, as the voltage at the upper side of the resistor 130 is kept at a constant voltage value which has a temperature coefficient basically being equal to zero, the voltage across the resistor 130 is a PTAT voltage which has a negative temperature coefficient that can be altered by varying the resistance of the resistor 130.
  • the temperature coefficient TC VREF of the reference voltage VREF can be selected or adjusted such that the temperature coefficient TC CAP of the charge stores C1, C2 can be compensated for.
  • the voltage at the reference input 111 can, for example, be generated by a bandgap circuit.
  • Figure 5 shows another embodiment of a current generation circuit.
  • the current generation circuit comprises a current control unit 20, a charge store arrangement 30 and a current mirror 40.
  • the current mirror 40 comprises a first transistor 411 which is used as an input transistor coupled to the current input 401.
  • a second transistor 412 is used as an output transistor coupled to the current output 402.
  • a channel width-length ratio between the first and the second transistor 411, 412 is 1:G, that means the output current IOUT is larger than the input current IC by the factor G.
  • the current generation circuit further comprises a reference unit 10.
  • the reference unit 10 comprises a bandgap circuit 11, the transistor 120, resistive elements 130, 131, 132 and a PTAT current source which is formed by the transistor 140.
  • the bandgap circuit 11 comprises transistors 160, 161, a resistor 150, the operational amplifier 110 and transistors 170, 171.
  • the transistors 170, 171 are controlled together with the transistor 120 by the operational amplifier 110 and act as current sources for the transistors 160, 161 which generate a bandgap voltage at the inputs (+, -) of the operational amplifier 110.
  • the first reference voltage VREF at the first reference output 101 and a second reference voltage VREF0 at a second reference output 102 are generated or derived from the bandgap voltage respectively.
  • the first reference voltage VREF has a negative temperature coefficient TC VREF for compensating the temperature coefficient TC CAP of the charge stores C1, C2.
  • the second reference voltage VREF0 is generated temperature independent, in other words with a temperature coefficient being basically equal to 0.
  • a different number of resistive elements can be provided in the reference unit 10 for deriving the first and/or the second reference voltage VREF, VREF0.
  • a sensor element 70 and an analog-to-digital converter 60 are provided which are not part of the current generation circuit but are used as an application example for the current generation circuit.
  • the sensor element 70 for example, comprises a resistive element which is coupled between the current output 1 of the current generation circuit and the ground potential terminal GND.
  • a resistance of the sensor element 70 for example, depends on the respective value to be sensed. Accordingly, a voltage drop across the sensor element 70 is generated employing the output current IOUT generated by the current generation circuit. As the output current IOUT is independent of the temperature, said voltage drop basically depends on the value to be sensed, namely the respective sensor resistance.
  • the potential or voltage at the current output 1 is compared to the second reference voltage VREF0 within the analog-to-digital converter 60 and converted into a digital output word at an output 601 of the analog-to-digital converter 60.
  • the capacitance values of the charge stores C1, C2 can be adjusted, for example for fine-tuning the charging current IC or the output current IOUT, respectively.
  • the resistive elements 130, 131, 132 can be adjusted or trimmed regarding their respective resistance to adapt the reference voltages VREF, VREF0 which also results in an adaptation of the respective temperature coefficients of the reference voltages VREF, VREF0.
  • the transconductance (gm) of the transistor 411 of the current mirror 40 and the gate-source-capacitance of the transistor 412 form an RC filter which can inherently be used for smoothing possible ripples in the charging current IC. Therefore, the transconductance of the transistor 411 and the gate-source-capacitance of the transistor 412 act as filtering elements comprised by the current mirror 40.
  • Figure 6 shows an embodiment of a current mirror circuit 40 comprising the first and the second transistor 411, 412.
  • the gate connection of the second transistor 412 is coupled to the supply voltage terminal VDD via a capacitor 414.
  • an additional resistive element 413 is coupled between the gate connections of the first and the second transistor 411, 412.
  • the resistor 413 and the capacitor 414 act as filtering elements which increase a filtering or smoothing effect provided by the transconductance and the gate-source-capacitance of the transistors 411, 412 as mentioned above.
  • a cutoff frequency of the low pass filter comprised by the current mirror 40 can be adjusted or determined according to the clock frequency f of the switching signal controlling the charge store arrangement 30.
  • a temperature dependency of the charge stores C1, C2 is usually smaller than a temperature dependency of an on-chip resistor used in a conventional current generation circuit. Therefore, the temperature coefficient TC CAP of the charge stores C1, C2 can be compensated for by the reference voltage VREF also having a small temperature coefficient TC VREF which has an opposite value to the temperature coefficient TC CAP .
  • the reference voltage VREF is generated with a linear temperature dependency by the reference unit 10 or, in other words, that the reference voltage VREF increases linearly with increasing temperature.
  • the reference unit 10 comprises a circuit for a curvature correction for providing the linear temperature dependency.
  • a current generation circuit according to one of the embodiments described above can easily be integrated into an integrated circuit without the need for any external elements. Therefore, such integrated circuits can be produced with little effort.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Control Of Electrical Variables (AREA)
  • Amplifiers (AREA)

Abstract

A current generation circuit comprises a reference unit (10) providing a reference voltage (VREF), and a current control unit (20) comprising a first and the second current terminal (201, 202). The current control unit (20) is configured to control a current (IC) between a first and a second current terminal (201, 202) depending on the reference voltage (VREF). A first and a second charge store (C1, C2) each have a first and a second terminal (311, 312, 321, 322), wherein the first terminals (311, 321) can be coupled to the first current terminal (201) or to the second terminal (312, 322) of the respective charge store (C1, C2) depending on a switching signal. The current mirror (40) comprises an input (401) which is coupled to the second current terminal (202) and an output (402) which is coupled to an output (1) of the current generation circuit.

Description

  • The invention relates to a current generation circuit and a current generation method.
  • In many electronic applications it is desirable to have currents which are largely independent of temperature. For example, an electrical sensor in a measuring application can be supplied with such a current to achieve a measurement result being largely temperature independent. A temperature dependency can be expressed by a temperature coefficient which denotes the relative change of the respective value when the temperature is changed.
  • To generate temperature independent currents, for example electronic circuits are used which comprise an external resistor having a low temperature coefficient. Such a resistor usually cannot be integrated into an integrated circuit. Furthermore, such a resistor increases the costs of the electronic circuit. Other resistors which are integrable into an integrated circuit typically have a high temperature coefficient.
  • It is an object of the invention to provide a current generation circuit which has a low temperature dependency and can be produced with less effort. It is a further object of the invention to provide a method for generating a current with a low temperature dependency and less effort.
  • The object is achieved with the subject matter of the independent patent claims.
  • In one embodiment of a current generation circuit, the circuit comprises a reference unit, a current control circuit, a first and a second charge store and a current mirror. The reference unit comprises a first reference output configured to provide a first reference voltage. The current control unit comprises a first and a second current terminal and is configured to control a current between the first and the second current terminal depending on the first reference voltage. The first and the second charge store each have a first and a second terminal. Said first terminals can be individually coupled to the first current terminal or to the second terminal of the respective charge store depending on a switching signal. The current mirror comprises an input and an output, wherein the input is coupled to the second current terminal and the output is coupled to a current output of the current generation circuit.
  • During operation of the current generation circuit, the reference unit generates the reference voltage which controls a current between the first and the second current terminal of the current control unit. The first and the second charge store are alternately coupled to the first current terminal depending on the switching signal for alternately charging the first charge store or the second charge store. During charging one of the first and the second charge stores, the other one of the charge stores is at least partially discharged by coupling its first terminal to its respective second terminal. For example, the current between the first and the second current terminal is controlled such that the first and the second charge store are charged to the first reference voltage or to a voltage depending on the first reference voltage. In one embodiment the current control unit comprises a regulated cascode circuit for controlling the current between the first and the second current terminal. In another embodiment the current control unit comprises a voltage regulator controlling the voltage at the first current terminal.
  • The charging current for the first and the second charge store is also provided to the current mirror which on its input side is coupled to the second current terminal. The current mirror amplifies the charging current and provides the amplified current as the output current of the current generation circuit.
  • The first and the second charge store can each comprise a first temperature dependency. In other words, a capacitance value of the first and the second charge store can depend on the temperature. For example, the first and the second charge store each comprise a first temperature coefficient. In this case, the reference unit can be configured to generate the reference voltage with a second temperature dependency which is opposite to the first temperature dependency or has a temperature coefficient which has an opposite value of the temperature coefficient of the first and the second charge store. As the charging current for the first and the second charge store depends on the reference voltage, variations of the capacitance values of the charge stores are compensated for by the variations of the reference voltage. Therefore, the charging current and the amplified output current which both depend on the reference voltage and the capacitance of the charge stores are basically temperature independent.
  • Possible ripples in the charging current resulting from switching between charging and discharging the charge stores can be filtered out by the current mirror which usually comprises transistors having resistive and capacitive properties or elements which result in a low pass filtering.
  • Therefore, with an embodiment of a current generation circuit, a current with a low temperature dependency can be generated. As the elements of the current generation circuit can easily be integrated into an integrated circuit, the current generation circuit can be produced with little effort.
  • In an embodiment of a current generation method, a reference voltage is generated. During a first time period, a charging current is generated by charging a first charge store depending on the reference voltage, whereas a second charge store is discharged. During a second time period, the charging current is generated by charging a second charge store depending on the reference voltage, whereas the first charge store is discharged. The charging current is amplified and provided as an output current. According to an embodiment the first and the second time period alternate periodically.
  • As the reference voltage, for example, can be generated with a temperature dependency, a temperature dependency of the charge stores can be compensated for. Therefore, the output current comprises a low or zero temperature dependency.
  • In one embodiment, charging and discharging of the charge stores can be performed according to a switched capacitor principle, resulting in the temperature independent output current. In other words, the first and the second charge store can be switched capacitors. In this case a temperature dependency of the reference voltage is selected such that a temperature dependency of the switched capacitors can be compensated for.
  • In another embodiment the reference unit comprises a second reference output configured to provide a second reference voltage which is basically temperature independent. For example, a voltage generated by a sensor which is driven by the temperature independent output current provided by the current generation circuit can be compared to the second reference voltage, making also the comparison result basically temperature independent.
  • The text below explains the invention in detail using exemplary embodiments with reference to the drawings, in which:
  • Figure 1
    shows a first embodiment of a current generation circuit,
    Figure 2
    shows an exemplary timing diagram of a switching signal,
    Figure 3
    shows an embodiment of a clock generator,
    Figure 4
    shows an embodiment of a reference unit,
    Figure 5
    shows a second embodiment of a current generation circuit, and
    Figure 6
    shows an embodiment of a current mirror.
  • Like reference numerals designate corresponding similar parts or elements.
  • Figure 1 shows an embodiment of a current generation circuit comprising a reference unit 10 which comprises a first reference output 101 configured to provide a first reference voltage VREF. A current control unit 20 comprises a differential amplifier 210 having a first, non-inverting input (+) which is coupled to the first reference output 101. An output 211 of the differential amplifier 210 is coupled to a control input 221 of a cascode transistor 220. The current path of the cascode transistor 220 is coupled between a first current terminal 201 and a second current terminal 202. The first current terminal 201 is furthermore coupled to a second, inverting input (-) of the differential amplifier 210. In other words, the current control unit 20 comprises a regulated cascode circuit for controlling the current between the first and the second current terminal 201, 202. The regulated cascode circuit is formed by the differential amplifier 210 and the cascode transistor 220. The current control unit 20 can be utilized as a voltage regulator controlling the voltage at the first current terminal 201.
  • A charge store arrangement 30 comprises a first and a second charge store C1, C2 and switching elements S11, S12, S21, S22. A first terminal 311 of the first charge store C1 is coupled to the first current terminal 201 via the switching element S11. The first terminal 311 is further coupled to the second terminal 312 of the first charge store C1 via a switching element S12 by means of a ground potential terminal GND. Accordingly, the first terminal 321 of the second charge store C2 is coupled to the first current terminal 201 via the switching element S21 and to its second terminal 322 via the switching element S22 and the ground potential terminal GND.
  • The current generation circuit further comprises a current mirror 40 comprising an input 401 coupled to the second current terminal 202. An output 402 of the current mirror 40 is coupled to the current output 1 of the current generation circuit.
  • The reference unit 10 generates the reference voltage VREF which is provided to the current control unit 20. The differential amplifier 210 generates an output signal which controls a current through the cascode transistor 220 such that a voltage VREF' at the first current terminal 201 which is provided to the inverting input (-) of the differential amplifier 210 is basically identical to the first reference voltage VREF. In other words the voltage VREF' is controlled by the current control unit 20. This is also the case if a voltage across the cascode transistor 220 changes, for example caused by a variation of a supply voltage.
  • During a first time period, the switching elements S11 and S22 are in a closed state, whereas the switching elements S12 and S21 are in an open state. As a result, the first charge store C1 is provided with a charging current IC through the cascode transistor 220 for charging the first charge store C1 up to the first reference voltage VREF. The second charge store C2 is discharged through the closed switching element S22.
  • For a second time period the switching elements S11, S12, S21, S22 change their state such that during said second time period the switching elements S11 and S22 are in an open state and the switching elements S12 and S21 are in a closed state. Accordingly, the second charge store C2 is provided with the charging current IC and charged up to the first reference voltage VREF, whereas the first charge store C1 is discharged through the switching element S12. A further, following time period can be similar to the first time period.
  • By alternately charging and discharging the first and the second charge store, the charging current IC is generated both during the first and the second time period. In other words, a continuous charging current IC is generated by the switched charging and discharging of the charge stores C1, C2.
  • The charging current IC is amplified by the current mirror 40 and provided as an output current IOUT at the current output 1. The current mirror 40 usually comprises transistors having as well resistive and capacitive properties. Therefore, the current mirror 40 can perform a filtering of the charging current IC together with the amplification, wherein the filtering is comparable to a RC-low pass filtering. In other words, the current mirror 40 also smoothes the charging current IC which can comprise ripples because of the switching operations.
  • In one embodiment, the charge stores C1, C2 can comprise capacitors which can be integrated into an integrated circuit. For example, the capacitors can be metal-insulator-metal (MIM) capacitors or other capacitors having polysilicon as an insulator. Also varactors, especially MOS varactors, can be used for the charge stores. In this case, the capacitance value of the first and the second charge store C1, C2 can be adjusted. Usually, the capacitance of the first and the second charge store has the same nominal value.
  • Figure 2 shows a timing diagram of a switching signal which can be used in the embodiment shown in Figure 1. The upper signal shows a first component of the switching signal for controlling the switching elements S11, S22 whereas the lower signal corresponds to a second component for controlling the switching elements S12, S21. Accordingly, during a first time period T1, the first component is in a high state and the second component is in a low state. During a second time period T2, the first component is in a low state and the second component is in a high state. Further time periods correspond to the first and the second time period T1, T2. In other words, the first time period T1 and the second time period T2 temporally alternately succeed one another. In this embodiment, the first and the second time period T1, T2 have the same length. Therefore, a clock frequency f of the switching signal corresponds to f = 1/(T1+T2). In one embodiment the switching signals have a non-overlapping high state such that only one of the charge stores C1, C2 is being charged at the same time. In other words it is possible that both switching signals are in a low state at the same time.
  • Figure 3 shows an embodiment of a clock generator 50 comprising a generator circuit 500 having a control input 501 and a clock output 502, at which a square wave clock signal CLK is generated. Furthermore, a synchronizer 503 is provided which is coupled to the clock output 502 and used for generating the switching signal component for controlling the switching elements S11, S22 and the switching signal component for controlling the switching elements S12, S21 from the clock signal CLK. As mentioned before, the switching signals can have a non-overlapping waveform.
  • For example, the generator circuit 500 can be any kind of oscillator like a voltage controlled oscillator or a digitally controlled oscillator or even an uncontrolled oscillator. By using a controlled oscillator, a clock frequency of the switching signal can be programmed, for example by a control signal or a control word at the control input 501.
  • In another embodiment the clock generator 50 can be any kind of non-overlapping clock waveform generator.
  • The switching signal can also be derived from the clock signal of a reference oscillator like a crystal oscillator.
  • Referring back to Figure 1, the output current IOUT can be calculated by IOUT = 2 C VREF f G ,
    Figure imgb0001
    wherein C is the capacitance value of the first and the second charge store C1, C2, f is the clock frequency of the switching signal and G is the current gain of the current mirror circuit 40.
  • The capacitance value C of the first and the second charge store C1, C2 can comprise a temperature dependency which can be expressed by a temperature coefficient TCCAP which in one embodiment has a positive value. In other words, the capacitance value C increases with an increasing temperature.
  • Accordingly, the reference unit 10 can comprise a bandgap circuit in one embodiment for providing a bandgap voltage. The reference voltage VREF also having a temperature dependency can be derived from said bandgap voltage. The temperature coefficient TCVREF of the reference voltage VREF is opposite to the temperature coefficient TCCAP of the charge stores C1, C2. For example, if the temperature coefficient TCCAP has a positive value, the temperature coefficient TCVREF of the reference voltage VREF has a negative value. As the output current IOUT according to equation (1) depends both on the capacitance C and the reference voltage VREF, a temperature coefficient of the output current TCIOUT can be calculated as TC IOUT = TC VREF + TC CAP .
    Figure imgb0002
  • It is desirable to adapt or trim the temperature coefficient TCVREF of the reference unit 10 such that the output current temperature coefficient TCIOUT becomes basically zero. In other words, the temperature coefficient TCCAP of the charge stores C1, C2 can be compensated for by the temperature coefficient TCVREF of the reference unit 10 such that the output current IOUT is basically independent of the temperature.
  • With reference to Figure 3 and equation (1), a value for the output current IOUT can also be adjusted by varying the clock frequency f of the switching signal in the clock generator 50.
  • Figure 4 shows an exemplary embodiment of a reference unit 10. The reference unit 10 comprises an operational amplifier 110 which on its output side is coupled to a transistor 120. An inverting input (-) is coupled to a reference input 111 and a non-inverting input (+) is coupled to a source connection of the transistor 120. A drain connection of the transistor 120 is coupled to a supply voltage terminal VDD. The reference unit 10 further comprises a resistor 130 and a temperature dependent current source 140 which are connected in series between the source connection of the transistor 120 and a ground potential terminal GND. The first reference output 101 is coupled to a connection node of the resistor 130 and the current source 140.
  • At the reference input 111 a temperature independent voltage is provided, that means having a temperature coefficient being basically equal to zero. The operational amplifier 110 controls a current through the transistor 120 such that a voltage at its source connection is equal to the voltage at the reference input 111.
  • The current source 140 can be a Proportional To Absolute Temperature (PTAT) current source having a negative temperature coefficient. The reference voltage VREF at the first reference output 101 depends on the voltage drop across the resistor 130. Because of the temperature dependent current through the PTAT current source 140, said voltage drop and therefore the reference voltage VREF are also depending on the temperature. In other words, as the voltage at the upper side of the resistor 130 is kept at a constant voltage value which has a temperature coefficient basically being equal to zero, the voltage across the resistor 130 is a PTAT voltage which has a negative temperature coefficient that can be altered by varying the resistance of the resistor 130. As a consequence, by varying the resistance of the resistor 130, the temperature coefficient TCVREF of the reference voltage VREF can be selected or adjusted such that the temperature coefficient TCCAP of the charge stores C1, C2 can be compensated for. The voltage at the reference input 111 can, for example, be generated by a bandgap circuit.
  • Figure 5 shows another embodiment of a current generation circuit. According to the embodiment shown in Figure 1, the current generation circuit comprises a current control unit 20, a charge store arrangement 30 and a current mirror 40. The current mirror 40 comprises a first transistor 411 which is used as an input transistor coupled to the current input 401. A second transistor 412 is used as an output transistor coupled to the current output 402. For example, a channel width-length ratio between the first and the second transistor 411, 412 is 1:G, that means the output current IOUT is larger than the input current IC by the factor G.
  • The current generation circuit further comprises a reference unit 10. The reference unit 10 comprises a bandgap circuit 11, the transistor 120, resistive elements 130, 131, 132 and a PTAT current source which is formed by the transistor 140. The bandgap circuit 11 comprises transistors 160, 161, a resistor 150, the operational amplifier 110 and transistors 170, 171. The transistors 170, 171 are controlled together with the transistor 120 by the operational amplifier 110 and act as current sources for the transistors 160, 161 which generate a bandgap voltage at the inputs (+, -) of the operational amplifier 110.
  • Through the resistive elements 130, 131, 132 and the PTAT current source 140, the first reference voltage VREF at the first reference output 101 and a second reference voltage VREF0 at a second reference output 102 are generated or derived from the bandgap voltage respectively. In this embodiment, the first reference voltage VREF has a negative temperature coefficient TCVREF for compensating the temperature coefficient TCCAP of the charge stores C1, C2. The second reference voltage VREF0 is generated temperature independent, in other words with a temperature coefficient being basically equal to 0. A different number of resistive elements can be provided in the reference unit 10 for deriving the first and/or the second reference voltage VREF, VREF0.
  • In the circuit shown in Figure 5, additionally a sensor element 70 and an analog-to-digital converter 60 are provided which are not part of the current generation circuit but are used as an application example for the current generation circuit. The sensor element 70, for example, comprises a resistive element which is coupled between the current output 1 of the current generation circuit and the ground potential terminal GND. A resistance of the sensor element 70, for example, depends on the respective value to be sensed. Accordingly, a voltage drop across the sensor element 70 is generated employing the output current IOUT generated by the current generation circuit. As the output current IOUT is independent of the temperature, said voltage drop basically depends on the value to be sensed, namely the respective sensor resistance. The potential or voltage at the current output 1 is compared to the second reference voltage VREF0 within the analog-to-digital converter 60 and converted into a digital output word at an output 601 of the analog-to-digital converter 60.
  • In this embodiment, the capacitance values of the charge stores C1, C2 can be adjusted, for example for fine-tuning the charging current IC or the output current IOUT, respectively.
  • Furthermore, in this embodiment, the resistive elements 130, 131, 132 can be adjusted or trimmed regarding their respective resistance to adapt the reference voltages VREF, VREF0 which also results in an adaptation of the respective temperature coefficients of the reference voltages VREF, VREF0.
  • The transconductance (gm) of the transistor 411 of the current mirror 40 and the gate-source-capacitance of the transistor 412 form an RC filter which can inherently be used for smoothing possible ripples in the charging current IC. Therefore, the transconductance of the transistor 411 and the gate-source-capacitance of the transistor 412 act as filtering elements comprised by the current mirror 40.
  • Figure 6 shows an embodiment of a current mirror circuit 40 comprising the first and the second transistor 411, 412. In this embodiment, the gate connection of the second transistor 412 is coupled to the supply voltage terminal VDD via a capacitor 414. Furthermore, an additional resistive element 413 is coupled between the gate connections of the first and the second transistor 411, 412. The resistor 413 and the capacitor 414 act as filtering elements which increase a filtering or smoothing effect provided by the transconductance and the gate-source-capacitance of the transistors 411, 412 as mentioned above. Furthermore, a cutoff frequency of the low pass filter comprised by the current mirror 40 can be adjusted or determined according to the clock frequency f of the switching signal controlling the charge store arrangement 30.
  • A temperature dependency of the charge stores C1, C2 is usually smaller than a temperature dependency of an on-chip resistor used in a conventional current generation circuit. Therefore, the temperature coefficient TCCAP of the charge stores C1, C2 can be compensated for by the reference voltage VREF also having a small temperature coefficient TCVREF which has an opposite value to the temperature coefficient TCCAP.
  • It may be desirable that the reference voltage VREF is generated with a linear temperature dependency by the reference unit 10 or, in other words, that the reference voltage VREF increases linearly with increasing temperature. For example the reference unit 10 comprises a circuit for a curvature correction for providing the linear temperature dependency.
  • A current generation circuit according to one of the embodiments described above can easily be integrated into an integrated circuit without the need for any external elements. Therefore, such integrated circuits can be produced with little effort.
  • List of references
  • 1
    current output
    10
    reference unit
    20
    current control unit
    30
    charge store arrangement
    40
    current mirror
    50
    clock generator
    60
    analog-to-digital converter
    70
    sensor
    101, 102
    reference output
    110
    operational amplifier
    120
    transistor
    130, 131, 132, 150
    resistive element
    140
    current source
    160, 161, 170, 171
    transistor
    201, 202
    current terminal
    210
    differential amplifier
    211
    output
    220
    cascode transistor
    221
    control input
    311, 312, 321, 322
    charge store terminals
    401
    current input
    402
    current output
    411, 412
    transistor
    413, 414
    filtering element
    500
    generator circuit
    501
    control input
    502
    clock output
    503
    synchronizer
    601
    data output
    C1, C2
    charge store
    S11, S12, S21, S22
    switching element
    VREF, VREF', VREF0
    reference voltage
    IC
    charging current
    IOUT
    output current
    VDD
    supply voltage terminal
    GND
    ground potential terminal
    T1, T2
    time period
    G
    amplification factor

Claims (13)

  1. A current generation circuit, comprising
    - a reference unit (10) comprising a first reference output (101) configured to provide a first reference voltage (VREF);
    - a current control unit (20) comprising a first and a second current terminal (201, 202), the current control unit (20) configured to control a current (IC) between the first and the second current terminal (201, 202) depending on the first reference voltage (VREF);
    - a first and a second charge store (C1, C2) each having a first and a second terminal (311, 312, 321, 322), wherein the first terminals (311, 321) can be coupled to the first current terminal (201) or to the second terminal (312, 322) of the respective charge store (C1, C2) depending on a switching signal;
    - a current mirror (40) comprising an input (401) and an output (402), the input (401) coupled to the second current terminal (202); and
    - a current output (1) coupled to the output (402) of the current mirror (40).
  2. The current generation circuit of claim 1,
    wherein the first and the second charge store (C1, C2) each comprise a first temperature dependency and wherein the reference unit (10) is configured to generate the reference voltage (VREF) with a second temperature dependency being opposite to the first temperature dependency.
  3. The current generation circuit of claim 1 or 2,
    wherein the current mirror (40) comprises at least one filtering element (413, 414).
  4. The current generation circuit of one of claims 1 to 3,
    wherein the reference unit (10) comprises a bandgap circuit (11) configured to provide a bandgap voltage from which the first reference voltage (VREF) is derived.
  5. The current generation circuit of one of claims 1 to 4,
    wherein the reference unit (10) comprises a second reference output (102) configured to provide a second reference voltage (VREF0) which is temperature independent.
  6. The current generation circuit of one of claims 1 to 5,
    wherein the reference unit (10) comprises at least one resistive element (130, 131, 132) configured to derive the first reference voltage (VREF).
  7. The current generation circuit of one of claims 1 to 6,
    wherein the current control unit (20) comprises a differential amplifier (210) and a cascode transistor (220), the differential amplifier (210) having a first input (+) coupled to the first reference output (101), a second input (-) coupled to the first or to the second current terminal (201, 202) and an output (211) coupled to a control input (221) of the cascode transistor (220), a current path of the cascode transistor (220) being coupled between the first and the second current terminal (201, 202).
  8. The current generation circuit of one of claims 1 to 7,
    wherein a capacitance value of the first and the second charge store (C1, C2) is adjustable.
  9. The current generation circuit of one of claims 1 to 8, further comprising a clock generator (50) for providing the switching signal.
  10. The current generation circuit of claim 9,
    wherein the clock generator (50) is configured to provide the switching signal with a programmable clock frequency.
  11. A current generation method, comprising
    - generating a reference voltage (VREF);
    - generating a charging current (IC) during a first time period (T1) by charging a first charge store (C1) depending on the reference voltage (VREF);
    - discharging a second charge store (C2) during the first time period (T1);
    - generating the charging current (IC) during a second time period (T2) by charging the second charge store (C2) depending on the reference voltage (VREF);
    - discharging the first charge store (C1) during the second time period (T2);
    - amplifying the charging current (IC); and
    - providing the amplified charging current as an output current (IOUT).
  12. The current generation method of claim 11,
    wherein the first and the second charge store (C1, C2) each comprise a first temperature dependency, and wherein the reference voltage (VREF) is generated with a second temperature dependency being opposite to the first temperature dependency.
  13. The current generation method of claim 11 or 12,
    wherein amplifying the charging current (IC) comprises filtering the charging current (IC).
EP20070009255 2007-05-08 2007-05-08 Current generation circuit and current generation method Not-in-force EP1990699B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP20070009255 EP1990699B1 (en) 2007-05-08 2007-05-08 Current generation circuit and current generation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP20070009255 EP1990699B1 (en) 2007-05-08 2007-05-08 Current generation circuit and current generation method

Publications (2)

Publication Number Publication Date
EP1990699A1 true EP1990699A1 (en) 2008-11-12
EP1990699B1 EP1990699B1 (en) 2013-02-27

Family

ID=38191114

Family Applications (1)

Application Number Title Priority Date Filing Date
EP20070009255 Not-in-force EP1990699B1 (en) 2007-05-08 2007-05-08 Current generation circuit and current generation method

Country Status (1)

Country Link
EP (1) EP1990699B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011530246A (en) * 2008-08-01 2011-12-15 クゥアルコム・インコーポレイテッド Adaptive vise current generation for switched capacitor circuits.
CN112327991A (en) * 2020-11-19 2021-02-05 垣矽技术(青岛)有限公司 Current source circuit and signal conversion chip

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103926969B (en) * 2014-04-29 2016-05-11 无锡中感微电子股份有限公司 Resistance on the sheet of low-temperature coefficient

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4374357A (en) * 1981-07-27 1983-02-15 Motorola, Inc. Switched capacitor precision current source
US6784725B1 (en) * 2003-04-18 2004-08-31 Freescale Semiconductor, Inc. Switched capacitor current reference circuit
US20060082410A1 (en) * 2004-10-14 2006-04-20 Khan Qadeer A Band-gap reference circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4374357A (en) * 1981-07-27 1983-02-15 Motorola, Inc. Switched capacitor precision current source
US6784725B1 (en) * 2003-04-18 2004-08-31 Freescale Semiconductor, Inc. Switched capacitor current reference circuit
US20060082410A1 (en) * 2004-10-14 2006-04-20 Khan Qadeer A Band-gap reference circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
KHAN Q A ET AL: "A low voltage switched-capacitor current reference circuit with low dependence on process, voltage and temperature", VLSI DESIGN, 2003. PROCEEDINGS. 16TH INTERNATIONAL CONFERENCE ON 4-8 JAN. 2003, PISCATAWAY, NJ, USA,IEEE, 4 January 2003 (2003-01-04), pages 504 - 506, XP010629122, ISBN: 0-7695-1868-0 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011530246A (en) * 2008-08-01 2011-12-15 クゥアルコム・インコーポレイテッド Adaptive vise current generation for switched capacitor circuits.
CN112327991A (en) * 2020-11-19 2021-02-05 垣矽技术(青岛)有限公司 Current source circuit and signal conversion chip

Also Published As

Publication number Publication date
EP1990699B1 (en) 2013-02-27

Similar Documents

Publication Publication Date Title
CN100409571C (en) Temperature-stabilized oscillator circuit
US7030686B2 (en) Constant voltage circuit with phase compensation
US9285822B2 (en) Small-circuit-scale reference voltage generating circuit
US7504874B2 (en) Transistor arrangement with temperature compensation and method for temperature compensation
JP5280449B2 (en) Reference frequency generation circuit, semiconductor integrated circuit, electronic equipment
US20030090316A1 (en) Circuit for tuning an active filter
KR101888724B1 (en) Curvature compensated band-gap design trimmable at a single temperature
KR100759641B1 (en) Temperature-compensated piezoelectric oscillator
CN111555721A (en) Amplification interface and corresponding measurement system and method for calibrating an amplification interface
US7586349B2 (en) CMOS integrated circuit for correction of duty cycle of clock signal
JP5864086B2 (en) Differential amplifier circuit
US5408174A (en) Switched capacitor current reference
EP3514653B1 (en) Signal-generation circuitry
EP1990699B1 (en) Current generation circuit and current generation method
US20050062524A1 (en) Transconductance-adjusting circuit
JP6270002B2 (en) Pseudo resistance circuit and charge detection circuit
US9269886B1 (en) Fast startup, micro power, low noise piezoelectric amplifier with extended low frequency response
CN107534817B (en) MEMS microphone with improved sensitivity
EP1510897B1 (en) Noise filter circuit
JP3324527B2 (en) Gain control circuit and control method thereof
JP2002198755A (en) Variable gain amplifier circuit
US6407618B1 (en) Method and apparatus for a bias generator with output current dependent on clock frequency
JP2004318407A (en) Regulator circuit
EP2068445B1 (en) Filtering arrangement, filtering method and current sensing arrangement
JP2008211490A (en) Filter circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK RS

17P Request for examination filed

Effective date: 20090506

17Q First examination report despatched

Effective date: 20090608

AKX Designation fees paid

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: AMS AG

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 598807

Country of ref document: AT

Kind code of ref document: T

Effective date: 20130315

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602007028626

Country of ref document: DE

Effective date: 20130418

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 598807

Country of ref document: AT

Kind code of ref document: T

Effective date: 20130227

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130607

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130627

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130527

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20130227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130528

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130627

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20130527

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130531

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130531

26N No opposition filed

Effective date: 20131128

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20140131

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602007028626

Country of ref document: DE

Effective date: 20131128

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130508

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130527

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130531

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130508

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20070508

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20200520

Year of fee payment: 14

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602007028626

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20211201