EP1849306B1 - System and method for error correction in high definition tv signal - Google Patents
System and method for error correction in high definition tv signal Download PDFInfo
- Publication number
- EP1849306B1 EP1849306B1 EP06718225.3A EP06718225A EP1849306B1 EP 1849306 B1 EP1849306 B1 EP 1849306B1 EP 06718225 A EP06718225 A EP 06718225A EP 1849306 B1 EP1849306 B1 EP 1849306B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- signal
- source
- compressed
- receiver
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title description 12
- 230000005540 biological transmission Effects 0.000 claims description 14
- 230000002441 reversible effect Effects 0.000 claims description 6
- 230000006835 compression Effects 0.000 claims description 4
- 238000007906 compression Methods 0.000 claims description 4
- 238000001228 spectrum Methods 0.000 claims description 2
- 230000003111 delayed effect Effects 0.000 description 8
- 238000010586 diagram Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000004590 computer program Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 229910003460 diamond Inorganic materials 0.000 description 2
- 239000010432 diamond Substances 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/85—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression
- H04N19/89—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression involving methods or arrangements for detection of transmission errors at the decoder
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/30—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using hierarchical techniques, e.g. scalability
- H04N19/37—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using hierarchical techniques, e.g. scalability with arrangements for assigning different transmission priorities to video input data or to video coded data
Definitions
- US 6,535,717 B1 describes a method, system and apparatus for transmitting, receiving and reproducing a digital broadcast signal.
- US 2004/0217948 A1 describes a method and system for wireless digital video presentation.
- EP 1501227 A1 describes an audio data code conversion transmission method and code conversion reception method, device, system and program.
- a system for error correction in a source signal includes a source signal input and a first path from the input. In the first path the source signal is decoded and sent to a first encoder for generating a primary signal stream.
- a second path extends from the input and includes a second encoder for generating an encoded compressed signal stream.
- a multiplexer combines the encoded compressed signal stream with the primary signal stream for transmission. In this way, lost data in the primary signal stream can be replaced by information in the encoded compressed signal stream.
- the source signal may be a high definition (HD) TV signal, and the data can be transmitted in a spectrum between about 57GHz and 64GHz.
- HD high definition
- a method for displaying data includes transmitting first and second versions of the data to a receiver. The method also includes displaying information carried in the first version until errors above a threshold are detected in the first version, at which point information carried in the second version is displayed.
- the present logic may be established as a computer program that is executed by a processor within, e.g., the present microprocessors/servers as a series of computer-executable instructions.
- these instructions may reside, for example, in RAM of the appropriate computer, or the instructions may be stored on magnetic tape, electronic read-only memory, or other appropriate data storage device.
- the logic can be embodied in electronic circuitry.
- the source signal is split into first and second signal paths, with a first path being a decoded signal path that in some embodiments may include a delay 22 for delaying the signal temporarily as set forth further below prior to sending the signal to a source decoder 24.
- the source decoder 24 decodes the signal in accordance with, e.g., MPEG principles known in the art to output a decoded (uncompressed) source signal that, if desired, can be processed by, e.g., encrypting it in a processing and encryption module 26 that can be established by, e.g., a processor inside a TV.
- the compressed signal can be designated the primary signal.
- the example shown in Figure 1 uses one compressed and one decoded signal owing to the large bandwidth provided by the non-limiting 60GHz band, both the primary and secondary signals may remain compressed if desired.
- the processing and encryption module 26 may also receive ancillary information such as menu information, user interface information, and user interactions from an ancillary source 28 for combining menus, etc. with the video in the source signal in accordance with TV principles known in the art.
- ancillary information such as menu information, user interface information, and user interactions from an ancillary source 28 for combining menus, etc. with the video in the source signal in accordance with TV principles known in the art.
- the output of the processing module 26 may be provided over, e.g., a wire for presentation on a display 30. It additionally may be desired to wirelessly send the source signal to another device along a high bandwidth path. Accordingly, the output of the processing module 26 can be sent to a first channel encoder 32, for encoding the signal for transmission in accordance with encoding principles known in the art.
- the encoded signal in the first path is sent to a multiplexer 34 for operation to be shortly disclosed, and then to transmission circuitry for transmission.
- the transmission circuitry may include a modulator 36, an upconverter 38, and an antenna 40 in accordance with wireless transmission principles known in the art.
- the transmission circuitry transmits data in the 60GHz band, i.e., at one or more frequencies between about 57GHz and 64GHz. Infrared or other types of high bandwidth transmission paradigms may also be used.
- the source signal after processing by the demodulator 18 is sent along first and second signal paths, with the first signal path having been described above and with the second signal path, as shown in Figure 1 , including a second encoder 42.
- the second encoder 42 encodes the already-compressed source signal and sends it to the multiplexer 34, which multiplexes the signal from the second path with the signal from the first path.
- the encoders 32, 42 shown in Figure 1 are system 10 encoders that function in addition to and separately from encoding that is originally applied in the source 12, so that the second path encodes a version of the source signal that itself has not been previously decoded from its demodulated compressed state.
- the system 10 shown in Figure 1 transmits two versions of the source signal received at the input 14, namely, a compressed error correction version and a decoded primary version, for purposes to be shortly disclosed.
- Figure 1 indicates that a reverse channel 57 may be used to exchange encryption keys between the processing and encryption module 26 in the transmitter and the decryption module 56 in the receiver.
- the reverse channel 57 may be on the same frequency as the forward channel described above, or at a different frequency, e.g., 2.4GHz.
- the primary signal is sent to a switch 58, which may be implemented as a selector in accordance with disclosure below.
- the receiver shown in Figure 1 has two signal paths.
- a second signal path includes a second decoder 60 for processing in reverse to that applied by the second encoder 42 in the transmitter shown in Figure 1 . Then, recalling that the secondary signal in the second path was never decoded in the transmitter from its original compression as received from the source 12, the secondary signal is processed through a source compression decoder 62, which performs the same decoding as the source decoder 24 in the first signal path of the transmitter.
- the primary signal may be delayed in time relative to the secondary signal because of the delay 22 in the first signal path of the transmitter.
- the secondary signal in the second signal path of the receiver is sent to a delay buffer 64 to delay it by the same temporal amount as the primary signal had been delayed in the transmitter, to realign, in time, the primary and secondary signals.
- a packet in the secondary signal having a particular packet ID can arrive substantially simultaneously at the switch 58 as its twin (having the same packet ID) in the primary signal could have arrived in the absence of errors in the primary signal.
- the size of the delay buffer (which might store only a few seconds worth of data) need not be excessive.
- the first channel decoder 54 or other component may detect errors in the primary signal in accordance with error detection principles known in the art, e.g., by examining parity bits. If an error threshold (which may be set at zero) is violated, the decoder 54 (or other component) may send a switching signal along an error status path 65 to the switch 58. When no errors (or errors below a threshold) are present in the primary signal, the switch 58 operates to pass the primary signal to a display 66 for presentation of, e.g., audio/video streams represented by the primary signal. It is to be understood that the display 66 may incorporate a digital to analog converter, or that a DAC may be interposed between the display 66 and the switch 58.
- the error status line signal causes the switch 58 to pass the secondary signal present at its input from the second signal path to the display 66.
- the compressed signal that had been present at the output of the demodulator 18 and encoded by the second encoder 42 in the transmitter, and that is processed along the second path in the receiver as described above, can be used to compensate for errors in the primary signal by substituting out the corrupted portions of the data. Because the transmitter may transmit at 60GHz, sufficient bandwidth is provided in the non-limiting implementation shown for both the HD signal and the compressed signal.
- the delay between the secondary signal and the primary signal can be used to compensate for short periods of signal blocking. Specifically, because packets in the secondary signal are received prior to their counterpart packets in the primary signal, the secondary signal can be used when the primary signal is blocked.
- Figures 2 and 3 respectively show the server and client TV in an alternate embodiment that may be used for, e.g., providing error correction in the case of signals such as standard television signals that may not necessarily be received in a compressed form.
- the server shown in Figure 2 which may be implemented in a set-top box or TV chassis of a home entertainment system, can receive signals from a source such as but not limited to an analog cable source at a signal input 70.
- Analog signals can be tuned and demodulated in an analog tuner/front end component 72, the video output from which can be digitized in a digital analog-to-digital converter (ADC) 74 and then encoded in an MPEG encoder 76.
- ADC digital analog-to-digital converter
- the audio output from the analog tuner/front end component 72 can be digitized in an audio ADC 78 and encoded in the MPEG encoder 76.
- the output stream from the MPEG encoder 76 can be sent to a switch 80.
- the signals may be tuned and demodulated in a digital tuner/front end 82, the output of which, if encrypted for content protection, is decrypted in a Conditional Access Module (CAM) Interface 84 in accordance with decryption information that may be received from, e.g., a portable hand-held access card 86.
- CAM Conditional Access Module
- the decrypted digital stream may be transcoded at another rate if desired in an MPEG transcoder 88 and sent to the switch 80.
- the switch 80 outputs the relevant input stream (either original analog or original digital, depending on what had been received) to first and second signal paths, labelled "Path A" and "Path B" in Figure 2 .
- the switch 80 sends the same input packet along each of two paths to create two streams that are identical to each other. Because, unlike the case in Figure 1 , the two signal streams in Figure 2 are identical, either one may arbitrarily be selected as the "primary" signal and the other designated the "error correction" signal.
- the stream in the first path may be delayed temporarily by a delay 90.
- path "A" in the example shown represents the primary signal.
- a wireless transmission interface 92 receives the two streams and transmits them over an antenna 94 sent to a receiver such as the client TV shown in Figure 3 and described further below.
- the wireless transmission interface 92 which may include a multiplexer, may be a 60GHz transmitter or other transmitter.
- incoming streams may be recorded to, e.g., a hard disk drive (HDD) 96 through a HDD interface 98.
- the incoming streams may be provided to the HDD 96 from the switch 80 or from the MPEG transcoder 88 via an internal data bus 100.
- the recorded stream is sent to the switch 80 and transmitted to a receiver.
- the HDD 96 may store audio/video data downloaded from the Internet through a modem-compatible ethernet port 102 and ethernet interface 104.
- a processor such as a CPU 106 that is connected to the bus 100 controls the components discussed above in accordance with logic that may be embodied in control software in, e.g., an internal solid state or disk memory 108.
- an input device such as a keypad 110 can be provided to send input data to the CPU 106 through the bus 100
- an output device such as an LCD display 112 can be used to indicate data sent from the CPU 106, for example, tuning status, network status, error messages, etc.
- the signals from the server shown in Figure 2 may be received by a receiver such as the client TV shown in Figure 3 .
- the signals are captured at an antenna 114 and processed in accordance with wireless principles known in the art by a wireless receiver interface 116, which outputs the two twin signal streams along first and second paths "A" and "B" that correspond to the "A" and "B” paths, respectively, shown in Figure 2 .
- the output signal representing the delayed stream (Path A) is sent to a switch 118, while the output signal of the non-delayed stream (Path B) is sent to a receiver delay memory 120 that has the same delay time length as the delay memory 90 in the server shown in Figure 2 .
- the output of the receiver delay memory 118 is sent to the switch 118.
- each error-free packet in the stream in Path A is directly output, with an erroneous packet being replaced with the corresponding packet (packet with the same ID or timestamp) in the stream in Path B, which is error-free and hence which is output to render a complete, error free stream (labelled "result" in Figure 4 ).
- errors in packets e.g., numbers N+7 and N+8 in Figure 4
- the stream in path B do not affect the packets in the stream in path A.
- the above stream selection is undertaken by the switch 118 under control of a processor such as a CPU 122 that is connected to the switch 118 over an internal bus 124.
- the CPU 122 may access a logic device such as a disk or solid state memory 126 that contains control software embodying the present logic, so that when an error is detected in accordance with error detection principles known in the art by, e.g., the CPU 122, the CPU 122 can cause the switch 118 to reconfigure to select, for output, the other stream.
- the output of the switch 118 may be demultiplexed in a demultiplexer 128 to separate the audio from the video.
- the audio portion is sent to an audio decoder 130 for analogizing at a digital-to-analog converter (DAC) 132, amplification at an audio amplifier 134, and play on one or more speakers 136.
- the video portion is sent to a video decoder 138 for decoding, then, if desired, to a mixer 140 for mixing with graphics data generated in a graphics engine 142.
- the video is then analogized in a video DAC 144 and sent to a display driver 146, for display on a monitor 148.
- the server CPU and receiver CPU can exchange asynchronous data (commands, data, etc.) over the wireless network shown in Figures 2 and 3 .
- the receiver CPU 122 can control various receiver components through the internal receiver bus 124, and that an IR interface 150 may be provided on the internal receiver bus 124 to receive commands for the CPU 122 from a remote commander 152.
- Figure 5 shows example logic that may be executed by the components above.
- an input signal is received.
- the input signal is split into a primary signal and an secondary signal.
- the primary signal may be delayed if desired at block 158, and then both signals are transmitted at block 160.
- the signals are received at block 162 and if the primary signal was delayed at block 156, the secondary signal is delayed at block 162. If no errors above a non-zero or zero threshold are detected in the primary signal at decision diamond 164, the primary signal is used to display data at block 166. Otherwise, the secondary signal, which, it will be recalled, was received before the corresponding data in the primary signal, is displayed at block 168. The logic then loops back to decision diamond 164.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
Description
- The present invention relates generally to error correction, and in particular to error correction in high definition (HD) TV signals.
- Error correction of source signals is a fertile field. In particular, error correction of digital data such as wirelessly transmitted information including but not limited to high definition (HD) TV signals is of interest, because data can be lost or corrupted in transmission. For instance, for short range transmission of HDTV using, e.g., the 60GHz unlicensed frequency band, if a person walks between the transmitter and receiver, data can be momentarily lost. The present invention is directed to an improved method for error correction that is particularly though not exclusively useful for error correction in wirelessly transmitted HDTV signals.
-
US 6,535,717 B1 describes a method, system and apparatus for transmitting, receiving and reproducing a digital broadcast signal. -
US 2004/0217948 A1 describes a method and system for wireless digital video presentation. -
EP 1501227 A1 describes an audio data code conversion transmission method and code conversion reception method, device, system and program. - Aspects of the present invention are set out in the appended claims. In an example embodiment, a system for error correction in a source signal includes a source signal input and a first path from the input. In the first path the source signal is decoded and sent to a first encoder for generating a primary signal stream. A second path extends from the input and includes a second encoder for generating an encoded compressed signal stream. A multiplexer combines the encoded compressed signal stream with the primary signal stream for transmission. In this way, lost data in the primary signal stream can be replaced by information in the encoded compressed signal stream.
- The source signal may be a high definition (HD) TV signal, and the data can be transmitted in a spectrum between about 57GHz and 64GHz.
- As set forth further below, a delay can be provided in the first path for delaying encoding of decoded source signal data relative to the encoding of a compressed version of the same source signal data in the second path. The system may also include a receiver receiving signals sent by the transmitter. The receiver can include a demultiplexer separating the primary signal stream from the encoded compressed signal stream, and circuitry processing the streams. The receiver may also have logic for displaying information carried in the primary signal stream under a first error condition and otherwise displaying information carried in the encoded compressed stream.
- In another example embodiment, a method for displaying data includes transmitting first and second versions of the data to a receiver. The method also includes displaying information carried in the first version until errors above a threshold are detected in the first version, at which point information carried in the second version is displayed.
- In still another example embodiment, a receiver of wirelessly transmitted data to be displayed includes radio signal processing components for processing signals representing the data to be displayed. The signals include a first signal representing the data to be displayed and a second signal representing the data to be displayed. A delay component temporarily holds the first signal. Logic is provided to the receiver for determining whether the first signal violates an error condition, and if so, substituting information carried in the second signal for information affected by error in the first signal.
- The details of the present invention, both as to its structure and operation, can best be understood in reference to the accompanying drawings, in which like reference numerals refer to like parts, and in which:
-
Figure 1 is a block diagram of a non-limiting system according to the present invention; -
Figure 2 is a block diagram of the transmitter of another non-limiting system according to the present invention; -
Figure 3 is a block diagram of the receiver of the data from the non-limiting transmitter shown inFigure 2 ; -
Figure 4 is a schematic diagram showing how the system switches between streams in the presence of errors; and -
Figure 5 is a flow chart showing the present logic. - In the preferred non-limiting embodiment shown, the processors described herein may access one or more software or hardware elements to undertake the present logic. The flow charts herein illustrate the structure of the logic modules of the present invention as embodied in computer program software. Those skilled in the art will appreciate that the flow charts illustrate the structures of logic elements, such as computer program code elements or electronic logic circuits, that function according to this invention. Manifestly, the invention is practiced in its essential embodiment by a machine component that renders the logic elements in a form that instructs a digital processing apparatus (that is, a computer or microprocessor) to perform a sequence of function steps corresponding to those shown. Internal logic could be as simple as a state machine.
- In other words, the present logic may be established as a computer program that is executed by a processor within, e.g., the present microprocessors/servers as a series of computer-executable instructions. In addition to residing on hard disk drives, these instructions may reside, for example, in RAM of the appropriate computer, or the instructions may be stored on magnetic tape, electronic read-only memory, or other appropriate data storage device. The logic can be embodied in electronic circuitry.
- Referring initially to
Figure 1 , a system is shown, generally designated 10, in which a compressed signal such as but not limited to a HDTV signal is sent from asource 12, such as but not limited to a terrestrial, cable, or satellite TV source. When the source signal is a TV signal, thesystem 10 may be a TV system contained in a single housing or set-top box, and the source signal can be provided at asource signal input 14 that is established by the input to aTV tuner 16 to select one of a plurality of channels. The output of thetuner 16 is sent to ademodulator 18 to demodulate the signal in accordance with principles known in the art. As shown inFigure 1 , in some embodiments signals from anauxiliary source 20 such as a DVD player or video player also may be provided in addition to the demodulated TV signal. - In accordance with the present invention, the source signal is split into first and second signal paths, with a first path being a decoded signal path that in some embodiments may include a
delay 22 for delaying the signal temporarily as set forth further below prior to sending the signal to asource decoder 24. Thesource decoder 24 decodes the signal in accordance with, e.g., MPEG principles known in the art to output a decoded (uncompressed) source signal that, if desired, can be processed by, e.g., encrypting it in a processing andencryption module 26 that can be established by, e.g., a processor inside a TV. While the preferred embodiment uses the decoded signal as the primary signal because it represents higher resolution than the compressed signal discussed further below, in other embodiments the compressed signal can be designated the primary signal. Still further, while the example shown inFigure 1 uses one compressed and one decoded signal owing to the large bandwidth provided by the non-limiting 60GHz band, both the primary and secondary signals may remain compressed if desired. - The processing and
encryption module 26 may also receive ancillary information such as menu information, user interface information, and user interactions from anancillary source 28 for combining menus, etc. with the video in the source signal in accordance with TV principles known in the art. - Continuing with the description of the first signal path, the output of the
processing module 26 may be provided over, e.g., a wire for presentation on adisplay 30. It additionally may be desired to wirelessly send the source signal to another device along a high bandwidth path. Accordingly, the output of theprocessing module 26 can be sent to afirst channel encoder 32, for encoding the signal for transmission in accordance with encoding principles known in the art. The encoded signal in the first path is sent to amultiplexer 34 for operation to be shortly disclosed, and then to transmission circuitry for transmission. The transmission circuitry may include amodulator 36, anupconverter 38, and anantenna 40 in accordance with wireless transmission principles known in the art. In one non-limiting embodiment, the transmission circuitry transmits data in the 60GHz band, i.e., at one or more frequencies between about 57GHz and 64GHz. Infrared or other types of high bandwidth transmission paradigms may also be used. - As mentioned above, the source signal after processing by the
demodulator 18 is sent along first and second signal paths, with the first signal path having been described above and with the second signal path, as shown inFigure 1 , including asecond encoder 42. Thesecond encoder 42 encodes the already-compressed source signal and sends it to themultiplexer 34, which multiplexes the signal from the second path with the signal from the first path. It is to be understood that theencoders Figure 1 aresystem 10 encoders that function in addition to and separately from encoding that is originally applied in thesource 12, so that the second path encodes a version of the source signal that itself has not been previously decoded from its demodulated compressed state. In any case, it may now be appreciated that thesystem 10 shown inFigure 1 transmits two versions of the source signal received at theinput 14, namely, a compressed error correction version and a decoded primary version, for purposes to be shortly disclosed. -
Figure 1 shows that the combined compressed (error correction) and decoded (primary) versions of the source signal are transmitted along apath 44 to areceiver antenna 46. Thepath 44 may be a short range, directional, line of sight 60GHz path, although as mentioned above systems other than 60GHz systems may be used. The received signal is processed in accordance with principles known in the art by adownconverter 48,demodulator 50, and then the two versions of the signal (compressed and decoded) are separated from each other at ademultiplexer 52. The primary (decoded) signal is sent to afirst channel decoder 54 for processing in reverse to that applied by thefirst encoder 32. If the signal had been encrypted, it is decrypted at adecryption module 56.Figure 1 indicates that areverse channel 57 may be used to exchange encryption keys between the processing andencryption module 26 in the transmitter and thedecryption module 56 in the receiver. Thereverse channel 57 may be on the same frequency as the forward channel described above, or at a different frequency, e.g., 2.4GHz. From the decryption module 56 (if decryption was necessary), the primary signal is sent to aswitch 58, which may be implemented as a selector in accordance with disclosure below. - As was the case with the transmitter described above, the receiver shown in
Figure 1 has two signal paths. In addition to the first receiver signal path from thedemultiplexer 52 set forth above, a second signal path includes asecond decoder 60 for processing in reverse to that applied by thesecond encoder 42 in the transmitter shown inFigure 1 . Then, recalling that the secondary signal in the second path was never decoded in the transmitter from its original compression as received from thesource 12, the secondary signal is processed through asource compression decoder 62, which performs the same decoding as thesource decoder 24 in the first signal path of the transmitter. - Recall further that the primary signal may be delayed in time relative to the secondary signal because of the
delay 22 in the first signal path of the transmitter. When such a delay is implemented, the secondary signal in the second signal path of the receiver is sent to adelay buffer 64 to delay it by the same temporal amount as the primary signal had been delayed in the transmitter, to realign, in time, the primary and secondary signals. In this way, a packet in the secondary signal having a particular packet ID can arrive substantially simultaneously at theswitch 58 as its twin (having the same packet ID) in the primary signal could have arrived in the absence of errors in the primary signal. Note that because the secondary signal is compressed, the size of the delay buffer (which might store only a few seconds worth of data) need not be excessive. - The
first channel decoder 54 or other component may detect errors in the primary signal in accordance with error detection principles known in the art, e.g., by examining parity bits. If an error threshold (which may be set at zero) is violated, the decoder 54 (or other component) may send a switching signal along anerror status path 65 to theswitch 58. When no errors (or errors below a threshold) are present in the primary signal, theswitch 58 operates to pass the primary signal to adisplay 66 for presentation of, e.g., audio/video streams represented by the primary signal. It is to be understood that thedisplay 66 may incorporate a digital to analog converter, or that a DAC may be interposed between thedisplay 66 and theswitch 58. - On the other hand, when an error is detected in the primary signal, the error status line signal causes the
switch 58 to pass the secondary signal present at its input from the second signal path to thedisplay 66. Thus, on the receiver end, the compressed signal that had been present at the output of thedemodulator 18 and encoded by thesecond encoder 42 in the transmitter, and that is processed along the second path in the receiver as described above, can be used to compensate for errors in the primary signal by substituting out the corrupted portions of the data. Because the transmitter may transmit at 60GHz, sufficient bandwidth is provided in the non-limiting implementation shown for both the HD signal and the compressed signal. - In addition, it may now be appreciated that the delay between the secondary signal and the primary signal can be used to compensate for short periods of signal blocking. Specifically, because packets in the secondary signal are received prior to their counterpart packets in the primary signal, the secondary signal can be used when the primary signal is blocked.
-
Figures 2 and3 respectively show the server and client TV in an alternate embodiment that may be used for, e.g., providing error correction in the case of signals such as standard television signals that may not necessarily be received in a compressed form. The server shown inFigure 2 , which may be implemented in a set-top box or TV chassis of a home entertainment system, can receive signals from a source such as but not limited to an analog cable source at asignal input 70. Analog signals can be tuned and demodulated in an analog tuner/front end component 72, the video output from which can be digitized in a digital analog-to-digital converter (ADC) 74 and then encoded in anMPEG encoder 76. Similarly, the audio output from the analog tuner/front end component 72 can be digitized in anaudio ADC 78 and encoded in theMPEG encoder 76. In turn, the output stream from theMPEG encoder 76 can be sent to aswitch 80. - For digital input signals, the signals may be tuned and demodulated in a digital tuner/
front end 82, the output of which, if encrypted for content protection, is decrypted in a Conditional Access Module (CAM) Interface 84 in accordance with decryption information that may be received from, e.g., a portable hand-heldaccess card 86. The decrypted digital stream may be transcoded at another rate if desired in anMPEG transcoder 88 and sent to theswitch 80. - In accordance with present principles, the
switch 80 outputs the relevant input stream (either original analog or original digital, depending on what had been received) to first and second signal paths, labelled "Path A" and "Path B" inFigure 2 . In essence, theswitch 80 sends the same input packet along each of two paths to create two streams that are identical to each other. Because, unlike the case inFigure 1 , the two signal streams inFigure 2 are identical, either one may arbitrarily be selected as the "primary" signal and the other designated the "error correction" signal. - The stream in the first path may be delayed temporarily by a
delay 90. Thus, path "A" in the example shown represents the primary signal. Awireless transmission interface 92 receives the two streams and transmits them over anantenna 94 sent to a receiver such as the client TV shown inFigure 3 and described further below. Thewireless transmission interface 92, which may include a multiplexer, may be a 60GHz transmitter or other transmitter. - In non-limiting implementations incoming streams may be recorded to, e.g., a hard disk drive (HDD) 96 through a
HDD interface 98. As shown inFigure 2 , the incoming streams may be provided to theHDD 96 from theswitch 80 or from theMPEG transcoder 88 via aninternal data bus 100. For playback, the recorded stream is sent to theswitch 80 and transmitted to a receiver. Also, theHDD 96 may store audio/video data downloaded from the Internet through a modem-compatible ethernet port 102 andethernet interface 104. It is to be understood that a processor such as aCPU 106 that is connected to thebus 100 controls the components discussed above in accordance with logic that may be embodied in control software in, e.g., an internal solid state ordisk memory 108. If desired, an input device such as akeypad 110 can be provided to send input data to theCPU 106 through thebus 100, while an output device such as anLCD display 112 can be used to indicate data sent from theCPU 106, for example, tuning status, network status, error messages, etc. - The signals from the server shown in
Figure 2 may be received by a receiver such as the client TV shown inFigure 3 . The signals are captured at anantenna 114 and processed in accordance with wireless principles known in the art by awireless receiver interface 116, which outputs the two twin signal streams along first and second paths "A" and "B" that correspond to the "A" and "B" paths, respectively, shown inFigure 2 . The output signal representing the delayed stream (Path A) is sent to aswitch 118, while the output signal of the non-delayed stream (Path B) is sent to areceiver delay memory 120 that has the same delay time length as thedelay memory 90 in the server shown inFigure 2 . In turn, the output of thereceiver delay memory 118 is sent to theswitch 118. - Accordingly, in the
switch 118, the packet timing of both streams is identical. However, briefly referring toFigure 4 , erroneous packets caused by the intercept are different. Specifically, as illustrated inFigure 4 , each error-free packet in the stream in Path A is directly output, with an erroneous packet being replaced with the corresponding packet (packet with the same ID or timestamp) in the stream in Path B, which is error-free and hence which is output to render a complete, error free stream (labelled "result" inFigure 4 ). Likewise, errors in packets (e.g., numbers N+7 and N+8 inFigure 4 ) in the stream in path B do not affect the packets in the stream in path A. - The above stream selection is undertaken by the
switch 118 under control of a processor such as aCPU 122 that is connected to theswitch 118 over aninternal bus 124. TheCPU 122 may access a logic device such as a disk orsolid state memory 126 that contains control software embodying the present logic, so that when an error is detected in accordance with error detection principles known in the art by, e.g., theCPU 122, theCPU 122 can cause theswitch 118 to reconfigure to select, for output, the other stream. - The output of the
switch 118 may be demultiplexed in ademultiplexer 128 to separate the audio from the video. The audio portion is sent to anaudio decoder 130 for analogizing at a digital-to-analog converter (DAC) 132, amplification at anaudio amplifier 134, and play on one ormore speakers 136. On the other hand, the video portion is sent to avideo decoder 138 for decoding, then, if desired, to amixer 140 for mixing with graphics data generated in agraphics engine 142. The video is then analogized in avideo DAC 144 and sent to adisplay driver 146, for display on amonitor 148. - It is to be understood that the server CPU and receiver CPU can exchange asynchronous data (commands, data, etc.) over the wireless network shown in
Figures 2 and3 . It is to be further understood that thereceiver CPU 122 can control various receiver components through theinternal receiver bus 124, and that anIR interface 150 may be provided on theinternal receiver bus 124 to receive commands for theCPU 122 from aremote commander 152. -
Figure 5 shows example logic that may be executed by the components above. Commencing atblock 154, an input signal is received. Moving to block 156, the input signal is split into a primary signal and an secondary signal. The primary signal may be delayed if desired atblock 158, and then both signals are transmitted atblock 160. - The signals are received at
block 162 and if the primary signal was delayed atblock 156, the secondary signal is delayed atblock 162. If no errors above a non-zero or zero threshold are detected in the primary signal atdecision diamond 164, the primary signal is used to display data atblock 166. Otherwise, the secondary signal, which, it will be recalled, was received before the corresponding data in the primary signal, is displayed atblock 168. The logic then loops back todecision diamond 164. It is to be understood that when the secondary signal and primary signals are both identical as generated, as is the case inFigures 2 and3 , once display has switched to the secondary signal, it need not switch back to the primary signal as soon as the primary signal is error free, but rather can continue displaying the secondary signal until such time as errors are detected in it, at which time the primary signal can be reverted to. - While the particular SYSTEM AND METHOD FOR ERROR CORRECTION IN HIGH DEFINITION TV SIGNAL as herein shown and described in detail is fully capable of attaining the above-described objects of the invention, it is to be understood that it is the presently preferred embodiment of the present invention and is thus representative of the subject matter which is broadly contemplated by the present invention, that the scope of the present invention fully encompasses other embodiments which may become obvious to those skilled in the art, and that the scope of the present invention is accordingly to be limited by nothing other than the appended claims, in which reference to an element in the singular means "at least one". Moreover, it is not necessary for a device or method to address each and every problem sought to be solved by the present invention, for it to be encompassed by the present claims. Furthermore, no element, component, or method step in the present disclosure is intended to be dedicated to the public regardless of whether the element, component, or method step is explicitly recited in the claims. No claim element herein is to be construed under the provisions of 35 U.S.C. 112, sixth paragraph, unless the element is expressly recited using the phrase "means for".
Claims (8)
- A system (10) for error correction in a compressed source signal, comprising:a transmitter, the transmitter comprising:at least one source signal input (14) for receiving the compressed source signal;a first path electrically connected to the input (14) and source decoding the compressed source signal and sending a decoded uncompressed signal to an encryptor (26) and a first channel encoder (32) for generating an encrypted primary uncompressed signal stream, wherein encryption keys are exchanged via a reverse channel (57) to the encryptor from a decryptor (56) of a receiver;a second path electrically connected to the input (14), the second path including a second channel encoder (42) for generating an unencrypted encoded compressed signal stream by channel encoding a version of the compressed source signal that has not previously been source decoded in the transmitter from its original compression; anda multiplexer (34) combining the encoded compressed signal stream with the primary uncompressed signal stream for transmission thereof.
- The system of Claim 1, wherein the compressed source signal is a high definition (HD) TV signal.
- The system of Claim 1, wherein the system transmits on at least one frequency in a spectrum between about 57GHz and 64GHz.
- The system of Claim 1, comprising at least one delay (22) in the first path delaying encoding of decoded source signal data relative to the encoding of a compressed version of the same source signal data in the second path.
- The system of Claim 1, comprising at least one receiver receiving signals sent by the transmitter, the receiver including:a demultiplexer (52) separating the primary signal stream from the encoded compressed signal stream;circuitry (54, 56, 60, 62) processing the streams; andlogic (54, 58) for displaying information carried in the primary uncompressed signal stream under a first error condition and otherwise displaying information carried in the encoded compressed stream.
- A receiver of wirelessly transmitted data to be displayed, comprising:radio signal processing components (48, 50, 52, 54, 56, 60, 62) for receiving and processing signals representing the data to be displayed, the received signals including at least a first signal representing the data to be displayed and a second signal representing the data to be displayed, wherein the first signal is an encrypted channel encoded version of a source decoded uncompressed version of a compressed source signal and the second signal is a unencrypted channel encoded version of the compressed source signal that has not previously been source decoded in a transmitter from its original compression, the radio signal processing components including a first channel decoder (54) for channel decoding the first signal to output the source decoded uncompressed version of the compressed source signal in encrypted form, a decryptor (56) for decrypting the decoded uncompressed version of the compressed source signal, wherein encryption keys are exchanged via a reverse channel (57) from the decryptor to an encryptor (26) of the transmitter, a second channel decoder (60) for channel decoding the second signal to output said version of the compressed source signal that has not previously been source decoded in the transmitter, a source decoder (62) for source decoding said version of the compressed source signal from the second channel decoder (60) to output a decoded uncompressed signal;a delay component (64) temporarily holding the second signal; andlogic (54, 58) for determining whether the first signal violates an error condition, and if so, substituting information carried in the second signal for information affected by error in the first signal.
- The receiver of Claim 6, wherein the compressed source signal is a HDTV signal.
- The receiver of Claim 7, wherein the receiver receives signals in the 60GHz band.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/062,142 US7653869B2 (en) | 2005-02-18 | 2005-02-18 | System and method for error correction in high definition TV signal |
PCT/US2006/001128 WO2006091282A2 (en) | 2005-02-18 | 2006-01-12 | System and method for error correction in high definition tv signal |
Publications (3)
Publication Number | Publication Date |
---|---|
EP1849306A2 EP1849306A2 (en) | 2007-10-31 |
EP1849306A4 EP1849306A4 (en) | 2010-03-24 |
EP1849306B1 true EP1849306B1 (en) | 2014-04-16 |
Family
ID=36914268
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP06718225.3A Active EP1849306B1 (en) | 2005-02-18 | 2006-01-12 | System and method for error correction in high definition tv signal |
Country Status (7)
Country | Link |
---|---|
US (1) | US7653869B2 (en) |
EP (1) | EP1849306B1 (en) |
JP (1) | JP5297043B2 (en) |
KR (1) | KR101244072B1 (en) |
CN (1) | CN101124827B (en) |
CA (1) | CA2597180C (en) |
WO (1) | WO2006091282A2 (en) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101390165B (en) * | 2006-04-27 | 2012-06-20 | 三菱电机株式会社 | Reproducing device for optical type recording medium, reproducing method for optical type recording medium |
JP2008199175A (en) * | 2007-02-09 | 2008-08-28 | Nec Electronics Corp | Signal processor |
US8041333B2 (en) * | 2007-06-14 | 2011-10-18 | Broadcom Corporation | Method and system for 60 GHz antenna adaptation and user coordination based on base station beacons |
US8375305B1 (en) | 2010-05-14 | 2013-02-12 | Amazon Technologies, Inc. | Placement of user interface elements based on a window entry or exit point |
US10616184B2 (en) * | 2016-06-30 | 2020-04-07 | Intel Corporation | Wireless display streaming of protected content |
US10060857B1 (en) | 2017-11-16 | 2018-08-28 | General Electric Company | Robotic feature mapping and motion control |
US11504853B2 (en) | 2017-11-16 | 2022-11-22 | General Electric Company | Robotic system architecture and control processes |
US10999304B2 (en) | 2018-04-11 | 2021-05-04 | Palo Alto Networks (Israel Analytics) Ltd. | Bind shell attack detection |
US11184376B2 (en) * | 2019-01-30 | 2021-11-23 | Palo Alto Networks (Israel Analytics) Ltd. | Port scan detection using destination profiles |
US11184377B2 (en) | 2019-01-30 | 2021-11-23 | Palo Alto Networks (Israel Analytics) Ltd. | Malicious port scan detection using source profiles |
US11184378B2 (en) | 2019-01-30 | 2021-11-23 | Palo Alto Networks (Israel Analytics) Ltd. | Scanner probe detection |
US12039017B2 (en) | 2021-10-20 | 2024-07-16 | Palo Alto Networks (Israel Analytics) Ltd. | User entity normalization and association |
US11799880B2 (en) | 2022-01-10 | 2023-10-24 | Palo Alto Networks (Israel Analytics) Ltd. | Network adaptive alert prioritization system |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1501227A1 (en) * | 2002-04-26 | 2005-01-26 | NEC Corporation | Audio data code conversion transmission method and code conversion reception method, device, system, and program |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2751201B2 (en) * | 1988-04-19 | 1998-05-18 | ソニー株式会社 | Data transmission device and reception device |
JP2590644B2 (en) * | 1991-09-13 | 1997-03-12 | 日本電気株式会社 | Wireless communication device and test transmitter |
USRE38513E1 (en) * | 1992-03-26 | 2004-05-11 | Matsushita Electric Industrial Co., Ltd. | Communication system |
US5566208A (en) * | 1994-03-17 | 1996-10-15 | Philips Electronics North America Corp. | Encoder buffer having an effective size which varies automatically with the channel bit-rate |
US5621467A (en) * | 1995-02-16 | 1997-04-15 | Thomson Multimedia S.A. | Temporal-spatial error concealment apparatus and method for video signal processors |
US5592471A (en) * | 1995-04-21 | 1997-01-07 | Cd Radio Inc. | Mobile radio receivers using time diversity to avoid service outages in multichannel broadcast transmission systems |
US6070141A (en) * | 1995-05-08 | 2000-05-30 | Image Data, Llc | System and method of assessing the quality of an identification transaction using an identificaion quality score |
US5663726A (en) * | 1995-12-01 | 1997-09-02 | U.S. Philips Corporation | High speed variable-length decoder arrangement with reduced memory requirements for tag stream buffering |
JP3974712B2 (en) * | 1998-08-31 | 2007-09-12 | 富士通株式会社 | Digital broadcast transmission / reception reproduction method, digital broadcast transmission / reception reproduction system, digital broadcast transmission apparatus, and digital broadcast reception / reproduction apparatus |
US6263023B1 (en) * | 1998-10-15 | 2001-07-17 | International Business Machines Corporation | High definition television decoder |
US7016337B1 (en) * | 1999-03-02 | 2006-03-21 | Cisco Technology, Inc. | System and method for multiple channel statistical re-multiplexing |
US6594798B1 (en) | 1999-05-21 | 2003-07-15 | Microsoft Corporation | Receiver-driven layered error correction multicast over heterogeneous packet networks |
US6728924B1 (en) * | 1999-10-21 | 2004-04-27 | Lucent Technologies Inc. | Packet loss control method for real-time multimedia communications |
FR2803459B1 (en) | 1999-12-30 | 2002-02-15 | Itis | TRANSMISSION SYSTEM WITH SPATIAL, TEMPORAL AND FREQUENTIAL DIVERSITY |
US6610749B2 (en) * | 2000-02-18 | 2003-08-26 | Arch Development Corporation | Polyhydroxylated benzene-containing compounds |
TW506194B (en) * | 2000-03-27 | 2002-10-11 | Sanyo Electric Co | Error detection and correction circuit |
US7248158B2 (en) * | 2000-04-14 | 2007-07-24 | Current Technologies, Llc | Automated meter reading power line communication system and method |
WO2003030534A1 (en) * | 2001-09-28 | 2003-04-10 | Matsushita Electric Industrial Co., Ltd. | Transmission/reception system for digital broadcast |
EP1501310A4 (en) * | 2002-04-26 | 2012-07-11 | Nec Corp | Moving picture data code conversion/transmission method and device, code conversion/reception method and device |
US7127669B2 (en) | 2002-05-31 | 2006-10-24 | Kiribati Wireless Ventures, Llc | Redundant path communication methods and systems |
US7076724B2 (en) * | 2002-06-25 | 2006-07-11 | Lockheed Martin Corporation | System and method for forward error correction |
US20040022231A1 (en) * | 2002-07-30 | 2004-02-05 | John Morrish | Time diversity techniques |
US20040120404A1 (en) * | 2002-11-27 | 2004-06-24 | Takayuki Sugahara | Variable length data encoding method, variable length data encoding apparatus, variable length encoded data decoding method, and variable length encoded data decoding apparatus |
US20040139477A1 (en) * | 2003-01-15 | 2004-07-15 | Russell David B. | 60 GHz RF CATV repeater |
US7643558B2 (en) | 2003-03-24 | 2010-01-05 | Qualcomm Incorporated | Method, apparatus, and system for encoding and decoding side information for multimedia transmission |
US7965837B2 (en) * | 2003-04-30 | 2011-06-21 | Sony Corporation | Method and system for wireless digital video presentation |
US7359409B2 (en) * | 2005-02-02 | 2008-04-15 | Texas Instruments Incorporated | Packet loss concealment for voice over packet networks |
-
2005
- 2005-02-18 US US11/062,142 patent/US7653869B2/en not_active Expired - Fee Related
-
2006
- 2006-01-12 CA CA2597180A patent/CA2597180C/en active Active
- 2006-01-12 CN CN2006800054240A patent/CN101124827B/en not_active Expired - Fee Related
- 2006-01-12 EP EP06718225.3A patent/EP1849306B1/en active Active
- 2006-01-12 KR KR1020077018930A patent/KR101244072B1/en active IP Right Grant
- 2006-01-12 JP JP2007556143A patent/JP5297043B2/en not_active Expired - Fee Related
- 2006-01-12 WO PCT/US2006/001128 patent/WO2006091282A2/en active Application Filing
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1501227A1 (en) * | 2002-04-26 | 2005-01-26 | NEC Corporation | Audio data code conversion transmission method and code conversion reception method, device, system, and program |
Also Published As
Publication number | Publication date |
---|---|
JP5297043B2 (en) | 2013-09-25 |
KR20070103460A (en) | 2007-10-23 |
CA2597180A1 (en) | 2006-08-31 |
WO2006091282A3 (en) | 2007-07-12 |
WO2006091282A2 (en) | 2006-08-31 |
EP1849306A2 (en) | 2007-10-31 |
US7653869B2 (en) | 2010-01-26 |
KR101244072B1 (en) | 2013-03-18 |
CN101124827A (en) | 2008-02-13 |
CA2597180C (en) | 2014-02-25 |
JP2008530950A (en) | 2008-08-07 |
EP1849306A4 (en) | 2010-03-24 |
US20060190803A1 (en) | 2006-08-24 |
CN101124827B (en) | 2010-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1849306B1 (en) | System and method for error correction in high definition tv signal | |
US7953442B2 (en) | Method and system for processing wireless digital multimedia | |
JP2006041848A (en) | Receiver and receiving method | |
JP2013535921A (en) | Apparatus and method for receiving signals | |
KR100864715B1 (en) | Digital broadcasting receiver and method for judging scramble channel thereof | |
EP2946564B1 (en) | Transmission arrangement for wirelessly transmitting an mpeg2-ts-compatible data stream | |
KR20210007571A (en) | The implementation method of the decryption system using the CSA decipher module | |
KR100661253B1 (en) | Apparatus and method for receiving and decoding signal | |
KR100681639B1 (en) | Apparatus and method for processing broadcasting data of digital multimedia broadcasting system | |
US20230252110A1 (en) | Efficient media stream encryption providing full content protection | |
JP3778067B2 (en) | Digital broadcast receiving system | |
US20080060015A1 (en) | Digital Broadcast Reception System | |
JP2002176594A (en) | Digital broadcasting receiver | |
JP4361340B2 (en) | Digital tv receiver | |
KR20130114422A (en) | A receiver for terrestrial uhdtv broadcasting and an analyzer for terrestrial uhdtv transmission signal | |
WO2021171687A1 (en) | Video signal processing device, video signal processing method, program, and signal processing circuit | |
WO2014076843A1 (en) | Digital broadcast reception device and digital broadcast reception method | |
US9641873B1 (en) | Method and apparatus for controlling broadcast programming content | |
JP2009021806A (en) | Digital broadcast content output method, digital broadcast content output system, and digital broadcast content output device | |
JP2010171486A (en) | Information distribution system, information distribution apparatus, information receiving apparatus, information distribution method, and information receiving method | |
JP2008311703A (en) | Digital catv system, transmitter and receiver | |
KR20070017498A (en) | Method and system of providing signals | |
JP2006197167A (en) | Digital broadcasting receiver | |
JP2010200173A (en) | Information distribution system, information receiving apparatus, and information receiving method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20070801 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA HR MK YU |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: IWAMURA, RYUICHI Inventor name: KAWASKI, KENICHI |
|
DAX | Request for extension of the european patent (deleted) | ||
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20100219 |
|
17Q | First examination report despatched |
Effective date: 20100420 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H04N 7/68 20060101AFI20131018BHEP Ipc: H04N 7/64 20060101ALI20131018BHEP Ipc: H04N 7/26 20060101ALI20131018BHEP Ipc: H04N 21/436 20110101ALI20131018BHEP |
|
INTG | Intention to grant announced |
Effective date: 20131106 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R079 Ref document number: 602006041083 Country of ref document: DE Free format text: PREVIOUS MAIN CLASS: H04N0007680000 Ipc: H04N0019300000 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H04N 19/30 20140101AFI20140310BHEP Ipc: H04N 21/436 20110101ALI20140310BHEP Ipc: H04N 19/89 20140101ALI20140310BHEP |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602006041083 Country of ref document: DE Effective date: 20140522 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602006041083 Country of ref document: DE |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20150119 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602006041083 Country of ref document: DE Effective date: 20150119 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 11 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R084 Ref document number: 602006041083 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 746 Effective date: 20160413 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 12 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20201217 Year of fee payment: 16 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602006041083 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220802 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230606 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20231219 Year of fee payment: 19 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20231219 Year of fee payment: 19 |