EP1845508B1 - System and method of providing driving voltages to an RGBW display panel - Google Patents

System and method of providing driving voltages to an RGBW display panel Download PDF

Info

Publication number
EP1845508B1
EP1845508B1 EP20060112633 EP06112633A EP1845508B1 EP 1845508 B1 EP1845508 B1 EP 1845508B1 EP 20060112633 EP20060112633 EP 20060112633 EP 06112633 A EP06112633 A EP 06112633A EP 1845508 B1 EP1845508 B1 EP 1845508B1
Authority
EP
European Patent Office
Prior art keywords
red
green
blue
white
voltages
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
EP20060112633
Other languages
German (de)
French (fr)
Other versions
EP1845508A1 (en
Inventor
Ching-Wei Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Innolux Corp
Original Assignee
Chimei Innolux Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chimei Innolux Corp filed Critical Chimei Innolux Corp
Priority to EP20060112633 priority Critical patent/EP1845508B1/en
Publication of EP1845508A1 publication Critical patent/EP1845508A1/en
Application granted granted Critical
Publication of EP1845508B1 publication Critical patent/EP1845508B1/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2003Display of colours
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/04Structural and physical details of display devices
    • G09G2300/0439Pixel structures
    • G09G2300/0452Details of colour pixel setup, e.g. pixel composed of a red, a blue and two green components
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264Details of driving circuits
    • G09G2310/027Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02Details of power systems and of start or stop of display operation
    • G09G2330/028Generation of voltages supplied to electrode drivers in a matrix display other than LCD
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00Aspects of display data processing
    • G09G2340/06Colour space transformation
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers

Definitions

  • the invention relates to panel displays, and more particularly, to systems and methods for providing driving voltages to RGBW display panels.
  • Color image display devices are well known and are based upon a variety of technologies such as cathode ray tubes, liquid crystal modulators and solid-state light emitters such as Organic Light Emitting Diodes (OLEDs).
  • OLEDs Organic Light Emitting Diodes
  • a pixel includes red, green and blue colored subpixels. These light emitting colored subpixels define a color gamut, and by additively combining the illumination from each of these three subpixels, i.e. with the integrative capabilities of the human visual system, a wide variety of colors can be achieved.
  • OLEDs may be used to generate color directly using organic materials to emit energy in desired portions of the electromagnetic spectrum, or alternatively, broadband emitting (apparently white) OLEDs may be attenuated with color filters to achieve red, green and blue output.
  • Images and data displayed on a color display device are typically stored and/or transmitted in three channels, that is, having these signals corresponding to a standard (e.g. RGB). It is also important to recognize that data typically is sampled to assume a particular spatial arrangement of light emitting elements. In an OLED display device, these light emitting elements are typically arranged side by side on a plane. Therefore, if incoming data is sampled for display on a color display device, the data will also be resampled for display on an OLED display having four subpixels per pixel rather than the three subpixels used in a three channel display device.
  • a standard e.g. RGB
  • Fig. 1A shows a conventional OLED subpixel driving circuit structure
  • Fig. 1B shows RGBW subpixel arrangements of a conventional display panel.
  • the subpixel is driven by the current 11 through the driving transistor T1.
  • the driving transistor T1 outputs the current 11 according to the voltage V1.
  • Fig. 1C shows a conventional digital signal processing (DSP) structure for driving RGBW subpixels.
  • DSP digital signal processing
  • RGB digital signals are sampled and held and output to a Gamma linear control unit.
  • the Gamma linear control unit adjusts RGB digital signals for Gamma linearity and outputs to the conversion unit.
  • the conversion unit converts the adjusted RGB digital signals to RGBW digital signals and outputs to a Gamma compensation unit.
  • the Gamma compensation unit executes a Gamma compensation of the RGBW digital signals from the conversion unit for Gamma correction and outputs to a RGBW driver.
  • the RGBW driver converts the RGBW digital signals to RGBW analog signals to drive corresponding RGBW subpixels.
  • Fig. 2A shows the relationship between the luminance of the OLED subpixel and the current I1. As shown, there is a linear relationship between the luminance of the OLED subpixel and the current I1.
  • Fig. 2B shows the relationship between the current I1 of the driving transistor T1 and the voltage V1 to be non-linear.
  • Fig. 2C shows the relationship between luminance of the OLED subpixel and observable brightness (gamma).
  • Fig. 2D shows the relationship between observable brightness and voltage V1 applied to the driving transistor T1.
  • RGB data is converted to RGBW data through digital data processing (DSP).
  • DSP digital data processing
  • Fig. 3 shows a conventional method for converting RGB data to RGBW data.
  • the Min(R,G,B) is assumed to be W data
  • R'G'B' data driving the display device
  • Fig. 4 shows another conventional method for converting RGB data to RGBW data.
  • the Min(R,G,B) is assumed to be W data
  • the W component is converted to W' data in accordance with a characteristic of ⁇ *W, where ⁇ ⁇ 1.
  • the R'G'B' data are obtained by removing the W' component from the RGB components respectively.
  • these two simple methods typically cannot precisely provide gamma correction for each color because of the non-linear relationship between driving voltage and observable brightness.
  • the system includes a data driver comprising an average brightness extraction unit.
  • the system further includes a reference voltage generation circuit adapted to provide first to third sets of reference voltages suitable for the red, green and blue sub-pixels, wherein the reference voltage generation circuit at least comprises first, second and third voltage generators.
  • the system also comprises a digital-to-analog (D/A) conversion unit adapted to generate driving voltages to drive the red, green and blue sub-pixels and a display panel comprising the red, green and blue sub-pixels adapted to generate color images according to the driving voltages.
  • D/A digital-to-analog
  • a similar system namely a "liquid crystal display” including a reference voltage generator changing the level of a first predetermined voltage based on a first signal to generate a reference voltage.
  • the first signal varies depending on one of the brightness of the surroundings of the liquid crystal display, brightness of the on-screen images of the liquid crystal display and a user's manipulation (see par. [0006]).
  • RGB based display systems and methods which are adapted to select gamma characteristics based on the average image brightness which is extracted from the three color input signals (R. G, B).
  • RGB data RGB data into RGBW
  • these known methods shall be applied to RGBW panels.
  • DSP processing of a complicated algorithm due to gamma correction thus high efforts are needed to achieve an accurately controlled gamma correction for RGBW brightness.
  • the object is solved by a system having the features of claim 1 and by a method having the features of independent claim 10.
  • the invention proposes to execute an AND logic operation to red, green and blue input signals controlling brightness of the red, green and blue sub-pixels respectively to extract the white component signal; to generate first to fourth sets of reference voltages suitable for the red, green, blue and white sub-pixels, wherein the first to third sets of reference voltages suitable for the red, green and blue sub-pixels are generated according to the white component signal; and to generate the driving voltages to drive the red, green, blue and white sub-pixels according to the first to fourth sets of reference voltages, the red, green and blue input signals and the white component signal.
  • the system of the invention shall comprise a white component extraction unit which is adapted to execute an AND logic operation to the red, green and blue input signals controlling brightness of the red, green and blue sub-pixels respectively, to extract the white component signal.
  • the reference voltage generation circuit shall be adapted to provide first to fourth sets of reference voltages suitable for the red, green, blue and white sub-pixels, wherein the first to third sets of reference voltages suitable for the red, green and blue sub-pixels are generated according to the white component signal, wherein the first, second and third voltage generators each comprise: first and second resistor strings connected to each other in series, each comprising a plurality of resistors and nodes.
  • the first, second and third voltage generators shall further comprise a first de-multiplexer adapted to selectively make connections between a first power voltage and one of the nodes of the first resistor string according to the white component signal; and a second de-multiplexer adapter to selectively make connections between a second power voltage and one of the nodes of the second resistor string according to the white component signal.
  • the digital-to-analog (D/A) conversion unit shall be adapted to generate the driving voltages to drive the red, green, blue and white sub-pixels according to the first to fourth sets of reference voltages, the red, green and blue input signals and the white component signal.
  • the invention discloses a system and a method for providing driving voltages of RGBW display panels.
  • An exemplary embodiment of such a system comprises a data driver with a reference voltage generation circuit providing reference voltages according to a white component signal (W) extracted from three color input signals (R,G,B), and a digital-to-analog (D/A) conversion unit to generate driving voltages according to the reference voltages, the three color input signals and the white component signal.
  • W white component signal
  • D/A digital-to-analog
  • An exemplary embodiment of a method for providing driving voltages of a RGBW display panel comprises generating reference voltages according to a white component signal (W) extracted from three color input signals (R,G,B); and generating driving voltages according to the reference voltages, the three color input signals and the white component signal.
  • W white component signal
  • data driver 100A comprises a white component extraction unit 10, an analog reference voltage generation circuit 20 and N digital-to-analog (D/A) conversion units 30_1A ⁇ 30_NA.
  • D/A digital-to-analog
  • the white component extraction unit 10 extracts a white component signal Wi from three color input signals Ri, Gi and Bi.
  • three color input signals Ri, Gi and Bi can be 6 bit digital data. If color input signals R1, G1 and B1 are 110111, 010111 and 000111 respectively, the white component signal W1 can be 000111. Alternately, white component extraction unit 10 can output a suppressed white component signal W1 of 000011 according to the color input signal R1, G1 and B1.
  • the white component signal Wi can be obtained by executing an AND logic operation to the three color input signals Ri, Gi and Bi. For example, when the color input signals R1, G1 and B1 are 110111, 010111 and 000111 respectively, the white component signal W1 can be 000111.
  • the white component signal Wi can be obtained by executing an AND logic operation to M bits of the three color input signals Ri, Gi, Bi, and 0 ⁇ M ⁇ 6.
  • the analog reference voltage generation circuit 20 generates four sets of reference voltages V0 R ⁇ V63 R , V0 G ⁇ V63 G , V0 B ⁇ V63 B and V0 W ⁇ V63 W for color input signal Ri, Gi and Bi and the white component signal Wi respectively, the reference voltages V0 R ⁇ V63 R , V0 G ⁇ V63 G and V0 B ⁇ V63 B are generated according to the white component signal Wi.
  • the D/A conversion units 30_1A ⁇ 30_NA receive the reference voltages VO R ⁇ V63 R , V0 G ⁇ V63 G , V0 B ⁇ V63 B and V0 W ⁇ V63 W from the analog reference voltage generation circuit 20 to generate corresponding driving voltages VA1 R ⁇ VAN R , VA1 G ⁇ VAN G , VA1 B ⁇ VAN B and VA1 W ⁇ VAN W according to the three color input signals Ri, Gi and Bi and the white component signal Wi.
  • the D/A conversion unit 30_1A receives the reference voltages V0 R ⁇ V63 R , V0 G ⁇ V63 G , V0 B ⁇ V63 B and V0 W ⁇ V63 W and generates corresponding driving voltages VA1 R , VA1 G , VA1 B and VA1 W according to the three color input signals R1, G1 and B1 and the white component signal W1 during a first period.
  • the D/A conversion unit 30_2A receives the reference voltages V0 R ⁇ V63 R , V0 G ⁇ V63 G , V0 B ⁇ V63 B and V0 W ⁇ V63 W and generates corresponding driving voltages, VA2 R , VA2 G , VA2 B and VA2 W according to the three color input signals R2, G2 and B2 and the white component signal W2 during a second period, and so on.
  • all D/A conversion units 30_1A ⁇ 30_NA employ the same type of analog reference voltage circuit which can generate different reference voltages V0 R ⁇ V63 R , V0 G ⁇ V63 G , V0 B ⁇ V63 B and V0 W ⁇ V63 W according to different white component signals Wi during different periods.
  • the D/A conversion units 30_1A ⁇ 30_NA each comprise four sampling latches S1 R ⁇ S1 W , four holding latches H1 R ⁇ H1 W , four D/A converters DAC_R ⁇ DAC_W and four analog buffers AB_R ⁇ AB_W.
  • the sampling latches S1 R ⁇ S1 W sample the color input signals Ri, Gi and Bi and the white component signal Wi at one time.
  • the holding latches H1 R ⁇ H1 W hold the color input signals Ri, Gi and Bi and the white component signal Wi sampled by the sampling latches S1 R ⁇ S1 W .
  • the D/A converters DAC_R ⁇ DAC_W convert the held color input signals Ri, Gi and Bi and the held white component signal Wi to corresponding analog voltages VA1 R ⁇ VA1 W according to the reference voltages V0 R ⁇ V63 R , V0 G ⁇ V63 G , V0 B ⁇ V63 B and V0 W ⁇ V63 W , and output the corresponding driving voltages VA1 R ⁇ VA1 W through the analog buffers AB_R ⁇ AB_W.
  • Operation and structure of the D/A conversion units 30_2A ⁇ 30_NA are similar to those of the D/A conversion unit 30_1A.
  • the data diver 100A can output four corresponding voltages to drive four data lines at one time.
  • the analog reference voltage generation circuit 20 comprises four voltage generators 22R, 22G, 22B and 22W shown in Figs. 6A ⁇ 6D to generate reference voltages V0 R ⁇ V63 R , V0 G ⁇ V63 G , V0 B ⁇ V63 B and V0 W ⁇ V63 W .
  • the voltage generator 22R generates the reference voltages V0 R ⁇ V63 R to D/A converters DAC_R of the D/A conversion units 30_1A ⁇ 30_NA according to the white component signal Wi.
  • the voltage generator 22R comprises two de-multiplexers 211 and 212 and two series-connected resistor strings 231 and 232.
  • the resistor string 231 comprises resistors R0 R" ⁇ R62 R" connected in series, and the resistor string 232 comprises resistors R0 R ⁇ R64 R for red color grey level gamma correction.
  • the de-multiplexer 211 selectively outputs a first power voltage VerfH to one node of the resistor string 231 according to the white component signals Wi, and the de-multiplexer 212 selectively outputs a second power voltage VrefL to one node of the resistor string 232 according to the white component signals Wi.
  • the first power voltage VrefH exceeds the second power voltage VrefL, the resistors R0 R" and R0 R are the same, the resistors R1 R" and R1 R are the same, the resistors R2 R" and R2 R are the same, and so on.
  • the power voltage VrefL is forced to the node N0 of the resistor string 232, and the power voltage VrefH is forced to the node N3 of the resistor string 231.
  • the white component signal Wi extracted from the three color input signals Ri, Gi and Bi is 000001
  • the power voltage VrefL is forced to the node N1 of the resistor string 232
  • the power voltage VrefH is forced to the node N4 of the resistor string 231. Accordingly, the voltage level of the reference voltage V0 R ⁇ V63 R for the red input signal Ri can be lowered by a first voltage drop.
  • the power voltage VrefL is forced to the node N2 of the resistor string 232, and the power voltage VrefH is forced to the node N5 of the resistor string 231. Accordingly, the voltage level of the reference voltage V0 R ⁇ V63 R for the red input signal Ri can be lowered by a second voltage drop exceeding the first voltage drop. Thus, the voltage level of the reference voltage V0 R ⁇ V63 R for the red input signal Ri can be adjusted based on the white component signal Wi.
  • the voltage generator 22G generates the reference voltages V0 G ⁇ V63 G to D/A converters DAC_G of the D/A conversion units 30_1A ⁇ 30_NA according to the white component signal Wi.
  • the voltage generator 22R comprises two de-multiplexers 213 and 214 and two series-connected resistor strings 233 and 234.
  • the resistor string 233 comprises resistors R0 G" ⁇ R62 G" connected in series, and the resistor string 234 comprises resistors R0 G ⁇ R64 G for green color grey level gamma correction.
  • the de-multiplexer 213 selectively outputs the first power voltage VrefH to one node of the resistor string 233, and the de-multiplexer 214 selectively outputs the second power voltage VrefL to one node of the resistor string 234.
  • the resistors R0 G" and R0 G are the same, the resistors R1 G" and R1 G are the same, the resistors R2 G" and R2 G are the same, and so on.
  • the voltage generator 22B generates the reference voltages V0 B ⁇ V63 B to D/A converters DAC_B of the D/A conversion units 30_1A ⁇ 30_NA according to the white component signal Wi.
  • the voltage generator 22B comprises two de-multiplexers 215 and 216 and two series-connected resistor strings 235 and 236.
  • the resistor string 235 comprises resistors R0 B" ⁇ R62 B" connected in series, and the resistor string 236 comprises resistors R0 B ⁇ R64 B for blue color grey level gamma correction.
  • the de-multiplexer 215 selectively outputs the first power voltage VrefH to one node of the resistor string 235, and the de-multiplexer 216 selectively outputs the second power voltage VrefL to one node of the resistor string 236.
  • the resistors R0 B" and R0 B are the same, the resistors R1 B” and R1 B are the same, the resistors R2 B” and R2 B are the same, and so on. Operation of the voltage generator 22G and 22B is similar to that of the voltage generator 22R., .
  • the resistors R0 R ⁇ R64 R , R0 G ⁇ R64 G and R0 B ⁇ R62 B can be different from others, depending on design.
  • the voltage generator 22W comprises a resistor string 237 comprising a plurality of resistors R0 W ⁇ R63 W connected in series for white color grey level gamma correction.
  • the power voltages VrefH and VrefL are forced to two ends of the resistor string 237, such that the reference voltages V0 W ⁇ V63 W are generated according to difference resistances of the resistors R0 W ⁇ R63 W .
  • the voltage level of the reference voltages V0R ⁇ V63R, V0G ⁇ V63G and V0B ⁇ V63B for three color input signals Ri, Gi and Bi can be adjusted based on the white component signal Wi.
  • the voltage level of the driving voltages VA1 R ⁇ VAN R , VA1 G ⁇ VAN G and VA1 B ⁇ VAN B generated by D/A conversion units 30_1A ⁇ 30_NA can be adjusted according to the extracted white component signal Wi.
  • N-type transistors are used as driving devices of pixels
  • the RGB brightness of the subpixels on a display device is lowered as the driving voltage decreases based on the white component signal Wi.
  • P-type transistors are used as driving devices of pixels
  • the RGB brightness of the pixels on a display device is lowered as the driving voltage increases based on the white component signal Wi.
  • gamma correction for RGBW brightness can be accurately controlled.
  • the de-multiplexers 211, 213 and 215 selectively output the second power voltage VrefL to one node of the resistor string 231, 233 and 235, and the de-multiplexer 212, 214 and 216 selectively output the first power voltage VrefH to one node of the resistor string 232, 234 and 236.
  • Fig. 7 shows another embodiment of a data driver.
  • the data driver 100B is similar to the data driver 100A shown in Fig. 5 , with the exception of analog sampling and holding latches ASH_R ⁇ ASH_W coupled between the analog buffers AB_R ⁇ AB_W and the D/A converters DAC_R ⁇ DAC_W in each D/A conversion unit 30_1B ⁇ 30_NB. Description of the same structure shown in Fig. 5 is omitted for simplification.
  • the driving voltages VA1 R ⁇ VAN R , VA1 G ⁇ VAN G , VA1 B ⁇ VAN B and VA1 W ⁇ VAN W generated by the D/A conversion units 30_1B ⁇ 30_NB during different periods can be sampled and held by the analog sampling and holding latches ASH_R ⁇ ASH_W.
  • the data driver 100B can output the corresponding voltages to drive one row of data lines in one time.
  • Figs. 8-1 and 8-2 show another embodiment of a data driver.
  • the data driver 100C is similar to the data driver 100A shown in Fig. 5 , with the exception of N analog reference voltage generation circuits 20_1 ⁇ 20_N coupled to the D/A conversion units 30_1C ⁇ 30_NC. Description of the same structure shown in Fig. 7 is omitted for simplification.
  • the N analog reference voltage generation circuits 20_1 ⁇ 20_N each correspond to one of the D/A conversion units 30_1C ⁇ 30_NC.
  • the analog reference voltage generation circuit 20_1 corresponds to the D/A conversion unit 30_1C
  • the analog reference voltage generation circuit 20_2 corresponds to the D/A conversion unit 30_2C, and so on.
  • the color input signals Ri, Gi, Bi and the extracted white component signal Wi are sampled by the sampling latches S1 R ⁇ S1 W and held by the holding latches H1 R ⁇ H1 W in the D/A conversion units 30_1C ⁇ 30_NC during each period.
  • the color input signals R1, G1, B1 and the extracted white component signal W1 are sampled and held in the D/A conversion units 30_1C during a first period
  • the color input signals R2, G2, B2 and the extracted white component signal W2 are sampled and held in the D/A conversion units 30_2C during a second period, and so on.
  • All held color input signals Ri, Gi, Bi and the white component signal Wi can be output to the corresponding D/A converters DAC_R ⁇ DAC_W and the corresponding analog reference voltage circuit at one time.
  • the white component signal W1 is output to analog reference voltage generation circuit 20_1, such that the reference voltages V0 R ⁇ V63 R , V0 G ⁇ V63 G , V0 B ⁇ V63 B and V0 W ⁇ V63 W are output to the D/A converters DAC_R ⁇ DAC_W.
  • the D/A converters DAC_R ⁇ DAC_W receive the reference voltages V0 R ⁇ V63 R , V0 G ⁇ V63 G , V0 B ⁇ V63 B and V0 W ⁇ V63 W and generate the driving voltage VA1 R ⁇ VA1 W according to the three color input signals R1, G1, B1 and W1.
  • the D/A conversion units 30_2C ⁇ 30_NC generate the driving voltages VA2 R ⁇ VAN R , VA2 G ⁇ VAN G and VA2 B ⁇ VAN B at the same time.
  • the data driver 100C can output the corresponding voltages to drive one row of data lines in one time.
  • Fig. 9 is a schematic diagram of another embodiment of a system, in this case a display panel, for providing driving voltages.
  • the display device 300 comprises a data driver such as data drvier100A/100B/100C, a pixel array 200 and a gate driver 210.
  • the pixel array 200 comprises RGBW color pixels arranged in matrix, a plurality of data lines and a plurality of scan lines.
  • the data driver generates analog driving voltages to the pixel array 200
  • the gate driver 210 provides scan signals to the pixel array 200 such that the scan lines are asserted or de-asserted.
  • the pixel array 200 generates color images according to the analog driving voltages from the data driver.
  • the display panel can be an organic light emitting panel, an electroluminescent panel or a liquid crystal display panel for example, various other technologies can be used in other embodiments.
  • Fig. 10 schematically shows an embodiment of yet another system, in this case an electronic device for providing driving voltages.
  • electronic device 600 employs a display panel such as display panel 600 shown in Fig. 9 .
  • the electronic device 600 may be a device such as a PDA, notebook computer, digital camera, tablet computer, cellular phone or a display monitor device, for example.
  • the electronic device 600 comprises a housing 500, a display panel 300 and a DC/DC converter 400, although it is to be understood that various other components can be included, such components not shown or described here for ease of illustration and description.
  • the DC/DC converter 400 powers the display panel 300 so that the display panel 300 can display color images.

Description

    BACKGROUND
  • The invention relates to panel displays, and more particularly, to systems and methods for providing driving voltages to RGBW display panels.
  • Color image display devices are well known and are based upon a variety of technologies such as cathode ray tubes, liquid crystal modulators and solid-state light emitters such as Organic Light Emitting Diodes (OLEDs). In a common OLED color image display device, a pixel includes red, green and blue colored subpixels. These light emitting colored subpixels define a color gamut, and by additively combining the illumination from each of these three subpixels, i.e. with the integrative capabilities of the human visual system, a wide variety of colors can be achieved. OLEDs may be used to generate color directly using organic materials to emit energy in desired portions of the electromagnetic spectrum, or alternatively, broadband emitting (apparently white) OLEDs may be attenuated with color filters to achieve red, green and blue output.
  • Images and data displayed on a color display device are typically stored and/or transmitted in three channels, that is, having these signals corresponding to a standard (e.g. RGB). It is also important to recognize that data typically is sampled to assume a particular spatial arrangement of light emitting elements. In an OLED display device, these light emitting elements are typically arranged side by side on a plane. Therefore, if incoming data is sampled for display on a color display device, the data will also be resampled for display on an OLED display having four subpixels per pixel rather than the three subpixels used in a three channel display device.
  • In this regard, Fig. 1A shows a conventional OLED subpixel driving circuit structure, and Fig. 1B shows RGBW subpixel arrangements of a conventional display panel. As shown in Fig. 1A, the subpixel is driven by the current 11 through the driving transistor T1. The driving transistor T1 outputs the current 11 according to the voltage V1.
  • Fig. 1C shows a conventional digital signal processing (DSP) structure for driving RGBW subpixels. As shown in Fig. 1C, RGB digital signals are sampled and held and output to a Gamma linear control unit. The Gamma linear control unit adjusts RGB digital signals for Gamma linearity and outputs to the conversion unit. The conversion unit converts the adjusted RGB digital signals to RGBW digital signals and outputs to a Gamma compensation unit. The Gamma compensation unit executes a Gamma compensation of the RGBW digital signals from the conversion unit for Gamma correction and outputs to a RGBW driver. The RGBW driver converts the RGBW digital signals to RGBW analog signals to drive corresponding RGBW subpixels.
  • Fig. 2A shows the relationship between the luminance of the OLED subpixel and the current I1. As shown, there is a linear relationship between the luminance of the OLED subpixel and the current I1. Fig. 2B shows the relationship between the current I1 of the driving transistor T1 and the voltage V1 to be non-linear. Fig. 2C shows the relationship between luminance of the OLED subpixel and observable brightness (gamma). Fig. 2D shows the relationship between observable brightness and voltage V1 applied to the driving transistor T1.
  • Thus, a gamma correction is required to compensate the non-linear relationship.
  • Conventionally, RGB data is converted to RGBW data through digital data processing (DSP). However, due to different optical characteristics (gamma correction) for each RGBW color, DSP typically requires a complicated algorithm to execute such conversion. Further, it may be difficult to obtain a precise analog output corresponding to the gamma correction for each color after using the complicated conversion algorithm.
  • For example, Fig. 3 shows a conventional method for converting RGB data to RGBW data. As shown in Fig. 3, the Min(R,G,B) is assumed to be W data, and R'G'B' data (driving the display device) can be obtained by removing the W component from the R,G,B components respectively. Fig. 4 shows another conventional method for converting RGB data to RGBW data. As shown in Fig. 4, the Min(R,G,B) is assumed to be W data, and the W component is converted to W' data in accordance with a characteristic of α*W, where α <1. The R'G'B' data are obtained by removing the W' component from the RGB components respectively. However, these two simple methods typically cannot precisely provide gamma correction for each color because of the non-linear relationship between driving voltage and observable brightness.
  • A method and system according to the preamble of the independent claims is described in the article "6-bit AMOLED with RGB Adjustable Gamma Compensation LTPS TFT Circuit" written by Y. Matsueda et al. and published in SID 05 Digest on pages 1352 - 1355. For displaying image the system includes a data driver comprising an average brightness extraction unit. The system further includes a reference voltage generation circuit adapted to provide first to third sets of reference voltages suitable for the red, green and blue sub-pixels, wherein the reference voltage generation circuit at least comprises first, second and third voltage generators. The system also comprises a digital-to-analog (D/A) conversion unit adapted to generate driving voltages to drive the red, green and blue sub-pixels and a display panel comprising the red, green and blue sub-pixels adapted to generate color images according to the driving voltages.
  • From EP 1 298 637 A2 a similar system is known, namely a "liquid crystal display" including a reference voltage generator changing the level of a first predetermined voltage based on a first signal to generate a reference voltage. The first signal varies depending on one of the brightness of the surroundings of the liquid crystal display, brightness of the on-screen images of the liquid crystal display and a user's manipulation (see par. [0006]).
  • Further methods for providing driving voltages of a system for displaying images are described in EP 0 547 603 A2 ; US 2004 / 0 113 875 A1 or US 6 593 934 B1 .
  • From the above mentioned documents RGB based display systems and methods are known which are adapted to select gamma characteristics based on the average image brightness which is extracted from the three color input signals (R. G, B). Thus a conversion of RGB data into RGBW has to be performed, if these known methods shall be applied to RGBW panels. However, in conventional systems the conversion requires DSP processing of a complicated algorithm due to gamma correction. Thus high efforts are needed to achieve an accurately controlled gamma correction for RGBW brightness.
  • It is therefore object of the present invention to provide a system and a method which can more easily provide an accurately controlled gamma correction for RGBW brightness.
  • The object is solved by a system having the features of claim 1 and by a method having the features of independent claim 10.
  • Accordingly the invention proposes to execute an AND logic operation to red, green and blue input signals controlling brightness of the red, green and blue sub-pixels respectively to extract the white component signal; to generate first to fourth sets of reference voltages suitable for the red, green, blue and white sub-pixels, wherein the first to third sets of reference voltages suitable for the red, green and blue sub-pixels are generated according to the white component signal; and to generate the driving voltages to drive the red, green, blue and white sub-pixels according to the first to fourth sets of reference voltages, the red, green and blue input signals and the white component signal. The system of the invention shall comprise a white component extraction unit which is adapted to execute an AND logic operation to the red, green and blue input signals controlling brightness of the red, green and blue sub-pixels respectively, to extract the white component signal. The reference voltage generation circuit shall be adapted to provide first to fourth sets of reference voltages suitable for the red, green, blue and white sub-pixels, wherein the first to third sets of reference voltages suitable for the red, green and blue sub-pixels are generated according to the white component signal, wherein the first, second and third voltage generators each comprise: first and second resistor strings connected to each other in series, each comprising a plurality of resistors and nodes. The first, second and third voltage generators shall further comprise a first de-multiplexer adapted to selectively make connections between a first power voltage and one of the nodes of the first resistor string according to the white component signal; and a second de-multiplexer adapter to selectively make connections between a second power voltage and one of the nodes of the second resistor string according to the white component signal. Finally the digital-to-analog (D/A) conversion unit shall be adapted to generate the driving voltages to drive the red, green, blue and white sub-pixels according to the first to fourth sets of reference voltages, the red, green and blue input signals and the white component signal.
  • In summary the invention discloses a system and a method for providing driving voltages of RGBW display panels.
  • An exemplary embodiment of such a system comprises a data driver with a reference voltage generation circuit providing reference voltages according to a white component signal (W) extracted from three color input signals (R,G,B), and a digital-to-analog (D/A) conversion unit to generate driving voltages according to the reference voltages, the three color input signals and the white component signal.
  • An exemplary embodiment of a method for providing driving voltages of a RGBW display panel, comprises generating reference voltages according to a white component signal (W) extracted from three color input signals (R,G,B); and generating driving voltages according to the reference voltages, the three color input signals and the white component signal.
  • DESCRIPTION OF THE DRAWINGS
  • The invention can be more fully understood by the subsequent detailed description and examples with reference made to the accompanying drawings, wherein:
    • Fig. 1A shows a conventional OLED subpixel driving circuit structure;
    • Fig. 1B shows RGBW pixel arrangements of conventional display panel;
    • Fig. 1C shows a conventional digital signal processing (DSP) structure for driving RGBW pixels;
    • Fig. 2A shows the relationship between the luminance of OLED and current;
    • Fig. 2B shows the relationship between current through the control transistor and driving voltage thereof;
    • Fig. 2C shows the relationship between luminance of the OLED and observable brightness;
    • Fig. 2D shows the relationship between observable brightness and driving voltage of driving transistor;
    • Fig. 3 shows a conventional method for converting RGB data to RGBW data;
    • Fig. 4 shows another conventional method for converting RGB data to RGBW data;
    • Fig. 5 shows an embodiment of a data driver;
    • Figs. 6A-6D show embodiments of a voltage generator;
    • Fig. 7 shows another embodiment of a data driver;
    • Figs. 8-1 and 8-2 show another embodiment of a data driver;
    • Fig. 9 is a schematic diagram of an embodiment of a display; and
    • Fig. 10 is a schematic diagram of an embodiment of an electronic device employing the display panel shown in Fig. 9.
    DETAILED DESCRIPTION
  • Systems for providing driving voltages to display panels will now be described with reference to several exemplary embodiments. In this regard, an embodiment of a system providing driving voltages to an RGBW display panel is depicted in Fig. 5. As shown in Fig. 5, data driver 100A comprises a white component extraction unit 10, an analog reference voltage generation circuit 20 and N digital-to-analog (D/A) conversion units 30_1A∼30_NA.
  • The white component extraction unit 10 extracts a white component signal Wi from three color input signals Ri, Gi and Bi. For example, three color input signals Ri, Gi and Bi can be 6 bit digital data. If color input signals R1, G1 and B1 are 110111, 010111 and 000111 respectively, the white component signal W1 can be 000111. Alternately, white component extraction unit 10 can output a suppressed white component signal W1 of 000011 according to the color input signal R1, G1 and B1.
  • The white component signal Wi can be obtained by executing an AND logic operation to the three color input signals Ri, Gi and Bi. For example, when the color input signals R1, G1 and B1 are 110111, 010111 and 000111 respectively, the white component signal W1 can be 000111.
  • Conversely, the white component signal Wi can be obtained by executing an AND logic operation to M bits of the three color input signals Ri, Gi, Bi, and 0 < M < 6. For example, when M=2, a suppressed white component signal W1 of 000011 can be obtained according to the color input signal R1, G1 and B1.
  • The analog reference voltage generation circuit 20 generates four sets of reference voltages V0R∼V63R, V0G∼V63G, V0B∼V63B and V0W∼V63W for color input signal Ri, Gi and Bi and the white component signal Wi respectively, the reference voltages V0R∼V63R, V0G∼V63G and V0B∼V63B are generated according to the white component signal Wi.
  • The D/A conversion units 30_1A∼30_NA receive the reference voltages VOR∼V63R, V0G∼V63G, V0B∼V63B and V0W∼V63W from the analog reference voltage generation circuit 20 to generate corresponding driving voltages VA1R∼VANR, VA1G∼VANG, VA1B∼VANB and VA1W∼VANW according to the three color input signals Ri, Gi and Bi and the white component signal Wi. For example, the D/A conversion unit 30_1A receives the reference voltages V0R∼V63R, V0G∼V63G, V0B∼V63B and V0W∼V63W and generates corresponding driving voltages VA1R, VA1G, VA1B and VA1W according to the three color input signals R1, G1 and B1 and the white component signal W1 during a first period. The D/A conversion unit 30_2A receives the reference voltages V0R∼V63R, V0G∼V63G, V0B∼V63B and V0W∼V63W and generates corresponding driving voltages, VA2R, VA2G, VA2B and VA2W according to the three color input signals R2, G2 and B2 and the white component signal W2 during a second period, and so on. Namely, all D/A conversion units 30_1A∼30_NA employ the same type of analog reference voltage circuit which can generate different reference voltages V0R∼V63R, V0G∼V63G, V0B∼V63B and V0W∼V63W according to different white component signals Wi during different periods.
  • The D/A conversion units 30_1A~30_NA each comprise four sampling latches S1R~S1W, four holding latches H1R~H1W, four D/A converters DAC_R~DAC_W and four analog buffers AB_R~AB_W. The sampling latches S1R~S1W sample the color input signals Ri, Gi and Bi and the white component signal Wi at one time. The holding latches H1R~H1W hold the color input signals Ri, Gi and Bi and the white component signal Wi sampled by the sampling latches S1R~S1W. The D/A converters DAC_R~DAC_W convert the held color input signals Ri, Gi and Bi and the held white component signal Wi to corresponding analog voltages VA1R~VA1W according to the reference voltages V0R~V63R, V0G~V63G, V0B~V63B and V0W~V63W, and output the corresponding driving voltages VA1R~VA1W through the analog buffers AB_R~AB_W. Operation and structure of the D/A conversion units 30_2A~30_NA are similar to those of the D/A conversion unit 30_1A. In this embodiment, the data diver 100A can output four corresponding voltages to drive four data lines at one time.
  • The analog reference voltage generation circuit 20 comprises four voltage generators 22R, 22G, 22B and 22W shown in Figs. 6A~6D to generate reference voltages V0R~V63R, V0G~V63G, V0B~V63B and V0W~V63W. As shown in Fig. 6A, the voltage generator 22R generates the reference voltages V0R~V63R to D/A converters DAC_R of the D/A conversion units 30_1A~30_NA according to the white component signal Wi. The voltage generator 22R comprises two de-multiplexers 211 and 212 and two series-connected resistor strings 231 and 232. The resistor string 231 comprises resistors R0R"~R62R" connected in series, and the resistor string 232 comprises resistors R0R~R64R for red color grey level gamma correction. The de-multiplexer 211 selectively outputs a first power voltage VerfH to one node of the resistor string 231 according to the white component signals Wi, and the de-multiplexer 212 selectively outputs a second power voltage VrefL to one node of the resistor string 232 according to the white component signals Wi. The first power voltage VrefH exceeds the second power voltage VrefL, the resistors R0R" and R0R are the same, the resistors R1R" and R1R are the same, the resistors R2R" and R2R are the same, and so on.
  • For example, if the white component signal Wi extracted from the three color input signals Ri, Gi and Bi is 000000, the power voltage VrefL is forced to the node N0 of the resistor string 232, and the power voltage VrefH is forced to the node N3 of the resistor string 231. Alternately, if the white component signal Wi extracted from the three color input signals Ri, Gi and Bi is 000001, the power voltage VrefL is forced to the node N1 of the resistor string 232, and the power voltage VrefH is forced to the node N4 of the resistor string 231. Accordingly, the voltage level of the reference voltage V0R~V63R for the red input signal Ri can be lowered by a first voltage drop.
  • Alternately, if the white component signal Wi extracted from the three color input signals Ri, Gi and Bi is 000010, the power voltage VrefL is forced to the node N2 of the resistor string 232, and the power voltage VrefH is forced to the node N5 of the resistor string 231. Accordingly, the voltage level of the reference voltage V0R~V63R for the red input signal Ri can be lowered by a second voltage drop exceeding the first voltage drop. Thus, the voltage level of the reference voltage V0R~V63R for the red input signal Ri can be adjusted based on the white component signal Wi.
  • As shown in Fig. 6B, the voltage generator 22G generates the reference voltages V0G~V63G to D/A converters DAC_G of the D/A conversion units 30_1A~30_NA according to the white component signal Wi. The voltage generator 22R comprises two de-multiplexers 213 and 214 and two series-connected resistor strings 233 and 234. The resistor string 233 comprises resistors R0G"~R62G" connected in series, and the resistor string 234 comprises resistors R0G~R64G for green color grey level gamma correction. The de-multiplexer 213 selectively outputs the first power voltage VrefH to one node of the resistor string 233, and the de-multiplexer 214 selectively outputs the second power voltage VrefL to one node of the resistor string 234. The resistors R0G" and R0G are the same, the resistors R1G" and R1G are the same, the resistors R2G" and R2G are the same, and so on.
  • As shown in Fig. 6C, the voltage generator 22B generates the reference voltages V0B~V63B to D/A converters DAC_B of the D/A conversion units 30_1A~30_NA according to the white component signal Wi. The voltage generator 22B comprises two de-multiplexers 215 and 216 and two series-connected resistor strings 235 and 236. The resistor string 235 comprises resistors R0B"~R62B" connected in series, and the resistor string 236 comprises resistors R0B~R64B for blue color grey level gamma correction. The de-multiplexer 215 selectively outputs the first power voltage VrefH to one node of the resistor string 235, and the de-multiplexer 216 selectively outputs the second power voltage VrefL to one node of the resistor string 236. The resistors R0B" and R0B are the same, the resistors R1B" and R1B are the same, the resistors R2B" and R2B are the same, and so on. Operation of the voltage generator 22G and 22B is similar to that of the voltage generator 22R., . The resistors R0R~R64R, R0G~R64G and R0B~R62B can be different from others, depending on design.
  • As shown in Fig. 6D, the voltage generator 22W comprises a resistor string 237 comprising a plurality of resistors R0W~R63W connected in series for white color grey level gamma correction. The power voltages VrefH and VrefL are forced to two ends of the resistor string 237, such that the reference voltages V0W~V63W are generated according to difference resistances of the resistors R0W~R63W.
  • In this embodiment , the voltage level of the reference voltages V0R~V63R, V0G~V63G and V0B~V63B for three color input signals Ri, Gi and Bi can be adjusted based on the white component signal Wi. The lower voltage level of the reference voltages V0R~V63R, V0G~V63G and V0B~V63B, the lower driving voltage VA1R~VANR, VA1G~VANG and VA1B~VANB generated by D/A conversion units 30_1A~30_NA. Namely, the voltage level of the driving voltages VA1R~VANR, VA1G~VANG and VA1B~VANB generated by D/A conversion units 30_1A~30_NA can be adjusted according to the extracted white component signal Wi. When N-type transistors are used as driving devices of pixels, the RGB brightness of the subpixels on a display device is lowered as the driving voltage decreases based on the white component signal Wi. In some embodiments, when P-type transistors are used as driving devices of pixels, the RGB brightness of the pixels on a display device is lowered as the driving voltage increases based on the white component signal Wi. Thus, gamma correction for RGBW brightness can be accurately controlled.
  • Alternately, in some embodiments, the de-multiplexers 211, 213 and 215 selectively output the second power voltage VrefL to one node of the resistor string 231, 233 and 235, and the de-multiplexer 212, 214 and 216 selectively output the first power voltage VrefH to one node of the resistor string 232, 234 and 236.
  • Fig. 7 shows another embodiment of a data driver. As shown, the data driver 100B is similar to the data driver 100A shown in Fig. 5, with the exception of analog sampling and holding latches ASH_R~ASH_W coupled between the analog buffers AB_R~AB_W and the D/A converters DAC_R~DAC_W in each D/A conversion unit 30_1B~30_NB. Description of the same structure shown in Fig. 5 is omitted for simplification. In the data driver 100B, the driving voltages VA1R~VANR, VA1G~VANG, VA1B~VANB and VA1W~VANW generated by the D/A conversion units 30_1B~30_NB during different periods can be sampled and held by the analog sampling and holding latches ASH_R~ASH_W. Thus, the data driver 100B can output the corresponding voltages to drive one row of data lines in one time.
  • Figs. 8-1 and 8-2 show another embodiment of a data driver. As shown, the data driver 100C is similar to the data driver 100A shown in Fig. 5, with the exception of N analog reference voltage generation circuits 20_1~20_N coupled to the D/A conversion units 30_1C~30_NC. Description of the same structure shown in Fig. 7 is omitted for simplification. In the data driver 100C, the N analog reference voltage generation circuits 20_1~20_N each correspond to one of the D/A conversion units 30_1C~30_NC. For example, the analog reference voltage generation circuit 20_1 corresponds to the D/A conversion unit 30_1C, the analog reference voltage generation circuit 20_2 corresponds to the D/A conversion unit 30_2C, and so on. The color input signals Ri, Gi, Bi and the extracted white component signal Wi are sampled by the sampling latches S1R~S1W and held by the holding latches H1R~H1W in the D/A conversion units 30_1C~30_NC during each period. For example, the color input signals R1, G1, B1 and the extracted white component signal W1 are sampled and held in the D/A conversion units 30_1C during a first period, the color input signals R2, G2, B2 and the extracted white component signal W2 are sampled and held in the D/A conversion units 30_2C during a second period, and so on.
  • All held color input signals Ri, Gi, Bi and the white component signal Wi can be output to the corresponding D/A converters DAC_R~DAC_W and the corresponding analog reference voltage circuit at one time. For example, the white component signal W1 is output to analog reference voltage generation circuit 20_1, such that the reference voltages V0R~V63R, V0G~V63G, V0B~V63B and V0W~V63W are output to the D/A converters DAC_R~DAC_W. Accordingly, the D/A converters DAC_R~DAC_W receive the reference voltages V0R~V63R, V0G~V63G, V0B~V63B and V0W~V63W and generate the driving voltage VA1R~VA1W according to the three color input signals R1, G1, B1 and W1. Similarly, the D/A conversion units 30_2C~30_NC generate the driving voltages VA2R~VANR, VA2G~VANG and VA2B~VANB at the same time. Namely, the data driver 100C can output the corresponding voltages to drive one row of data lines in one time.
  • Fig. 9 is a schematic diagram of another embodiment of a system, in this case a display panel, for providing driving voltages. As shown in Fig. 9, the display device 300 comprises a data driver such as data drvier100A/100B/100C, a pixel array 200 and a gate driver 210. The pixel array 200 comprises RGBW color pixels arranged in matrix, a plurality of data lines and a plurality of scan lines. The data driver generates analog driving voltages to the pixel array 200, and the gate driver 210 provides scan signals to the pixel array 200 such that the scan lines are asserted or de-asserted. The pixel array 200 generates color images according to the analog driving voltages from the data driver. While the display panel can be an organic light emitting panel, an electroluminescent panel or a liquid crystal display panel for example, various other technologies can be used in other embodiments.
  • Fig. 10 schematically shows an embodiment of yet another system, in this case an electronic device for providing driving voltages. In particular, electronic device 600 employs a display panel such as display panel 600 shown in Fig. 9. The electronic device 600 may be a device such as a PDA, notebook computer, digital camera, tablet computer, cellular phone or a display monitor device, for example.
  • Generally, the electronic device 600 comprises a housing 500, a display panel 300 and a DC/DC converter 400, although it is to be understood that various other components can be included, such components not shown or described here for ease of illustration and description. In operation, the DC/DC converter 400 powers the display panel 300 so that the display panel 300 can display color images.

Claims (16)

  1. A system for displaying images according to a red (Ri), green (Gi) and blue (Bi) input signal, the system comprising:
    a display panel (300) comprising red, green and blue sub-pixels adapted to generate color images according to driving voltages;
    the display panel further comprising a data driver (100) comprising:
    a reference voltage generation circuit (20) adapted to provide sets of reference voltages suitable for the sub-pixels, wherein the reference voltage generation circuit (20) at least comprises first, second and third voltage generators (22R, 22G, 22B); and
    a digital-to-analog (D/A) conversion unit (30_1A) adapted to generate the driving voltages to drive the sub-pixels according to the input signals (Ri, Gi, Bi) and the sets of reference voltages;
    characterized in that
    the display panel further comprises white sub-pixels;
    the data driver further comprises a white component extraction unit (10) adapted to execute an AND logic operation to the red, green and blue input signals (Ri, Gi, Bi) controlling brightness of the red, green and blue sub-pixels respectively, to extract a white component signal (Wi) controlling brightness of a white sub-pixel;
    the reference voltage generation circuit (20) is adapted to provide first to third sets of reference voltages (V0R - V63R , V0G - V63G, V0B - V63B) respectively suitable for the red, green blue and sub-pixels according to the white component signal (Wi), wherein the first, second and third voltage generators (22R, 22G, 22B), respectively providing the first to third sets of reference voltages, each comprise:
    first and second resistor strings (231, 232; 233, 234; 235, 236) connected to each other in series, each comprising a plurality of resistors (R0R - R62R; R0G - R62G; ROB - R62B) and nodes (N4 - N5; N0 - N3);
    a first de-multiplexer (211; 213; 215) adapted to selectively make connections between a first power voltage (VrefH) and one of the nodes of the first resistor string (231; 233; 235) according to the white component signal; and
    a second de-multiplexer (212; 214; 216) adapted to selectively make connections between a second power voltage (VrefL) and one of the nodes of the second resistor string (232; 234; 236) according to the white component signal;
    wherein the digital-to-analog (D/A) conversion unit (30) is adapted to generate the driving voltages (VANR, VANG, VANB, VANW) to drive the red, green, blue and white sub-pixels according to the first to fourth sets of reference voltages, the red, green and blue input signals and the white component signal; and
    wherein the reference voltage generation circuit (20) further comprises a fourth voltage generator (22W) that is adapted to generate the fourth set of reference voltages suitable for the white sub-pixels.
  2. The system as claimed in claim 1, wherein the driving voltages at least comprise a red driving voltage (VANR), a green driving voltage (VANG), a blue driving voltage (VANB) and a white driving voltage (VANW), and the digital-to-analog conversion unit (30_1) comprises:
    a first digital-to-analog converter (DAC_R) adapted to generate the red driving voltage according to the first set of reference voltages and the red input signal;
    a second digital-to-analog converter (DAC_G) adapted to generate the green driving voltage according to the second set of reference voltages and the green input signal;
    a third digital-to-analog converter (DAC_B) adapted to generate the blue driving voltage according to the third set of reference voltages and the blue input signal, and
    a fourth digital-to-analog converter (DAC_W) adapted to generate the white driving voltage according to the fourth set of reference voltages and the white component signal.
  3. The system as claimed in claim 2, wherein the digital-to-analog conversion unit (30_1) further comprises a plurality of digital holding units (H/L) connected to the inputs of the digital-to-analog converters (DAC_R - DAC_W) and adapted to hold the red, green and blue input signals and the white component signal.
  4. The system as claimed in claim 2, wherein the digital-to-analog conversion unit (30_1) further comprises a plurality of analog holding units (S/H) adapted to hold the red, green, blue and white driving voltages output by the digital-to-analog converters (DAC_R - DAC_W).
  5. The system as claimed in claim 1, wherein the fourth voltage generator (22W) comprises a third resistor string (237) connected between the first power voltage and the second power voltage.
  6. The system as claimed in claim 1, wherein the display panel (300) is a liquid crystal display panel.
  7. The system as claimed in claim 1, wherein the display panel (300) is an electroluminescent panel.
  8. The system as claimed in claim 1, wherein the display panel (300) is an organic light emitting panel.
  9. The system as claimed in claim 1, wherein the system is implemented as a PDA, a display monitor, a digital camera, a notebook computer, a tablet computer or a cellular phone.
  10. A method of displaying images according to a red (Ri), green (Gi) and blue (Bi) input signal, comprising:
    generating first to third sets of reference voltages suitable for red, green and blue sub-pixels, respectively;
    generating driving voltages to drive the red, green, and blue sub-pixel according to the input signals (Ri, Gi, Bi) and the sets of reference voltages; and
    displaying color images by driving the sub-pixels according to the driving voltages;
    characterized by the steps of:
    extracting a white component (Wi) controlling brightness of a white sub-pixel by executing an AND logic operation to the red, green and blue input signals (Ri, Gi, Bi) controlling brightness of the red, green and blue sub-pixels respectively ;
    generating the first to third sets of reference voltages (V0R - V63R, V0G - V63G , V0B- V63B) respectively suitable for the red, green and blue sub-pixels according to the white component signal (Wi);
    generating a fourth set of reference voltages (V0W - V63W) suitable for the white sub-pixels; and
    generating the driving voltages (VANR. VANG , VANB , VANW) to drive the red, green, blue and white sub-pixels according to the first to fourth sets of reference voltages, the red, green and blue input signals and the white component signal.
  11. The method as claimed in claim 10, wherein the driving voltages at least comprise a red driving voltage generated according to the first set of reference
    voltages and the red input signal, a green driving voltage generated according to the second set of reference voltages and the green input signal, a blue driving voltage generated according to the third set of reference voltages and the blue input signal and a white driving voltage generated according to the fourth set of reference voltages and the white component signal.
  12. The method as claimed in claim 10, further comprising holding the white component signal (Wi) and the red, green and blue input signals (Ri, Gi, Bi) before generating the driving voltages.
  13. The method as claimed in claim 10, wherein the white component signal (Wi) and the red, green and blue input signals (Ri, Gi, Bi) each is a digital data comprising N bits.
  14. The method as claimed in claim 10, wherein the white component signal (Wi) and the red, green and blue input signals (Ri, Gi, Bi) each is a digital data comprising N bits, and the white component signal (Wi) is obtained by executing the AND logic operation to M bits of the red, green and blue input signals (Ri, Gi, Bi), and 0 < M < N.
  15. The method as claimed in claim 10, further comprising holding the generated driving voltages.
  16. The method as claimed in claim 10, wherein the system comprises a display device and the display device is an organic light emitting device, a liquid crystal display device or an electroluminescent device.
EP20060112633 2006-04-13 2006-04-13 System and method of providing driving voltages to an RGBW display panel Expired - Fee Related EP1845508B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP20060112633 EP1845508B1 (en) 2006-04-13 2006-04-13 System and method of providing driving voltages to an RGBW display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP20060112633 EP1845508B1 (en) 2006-04-13 2006-04-13 System and method of providing driving voltages to an RGBW display panel

Publications (2)

Publication Number Publication Date
EP1845508A1 EP1845508A1 (en) 2007-10-17
EP1845508B1 true EP1845508B1 (en) 2012-04-11

Family

ID=36627634

Family Applications (1)

Application Number Title Priority Date Filing Date
EP20060112633 Expired - Fee Related EP1845508B1 (en) 2006-04-13 2006-04-13 System and method of providing driving voltages to an RGBW display panel

Country Status (1)

Country Link
EP (1) EP1845508B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011064959A (en) * 2009-09-17 2011-03-31 Global Oled Technology Llc Display device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5233385A (en) 1991-12-18 1993-08-03 Texas Instruments Incorporated White light enhanced color field sequential projection
US6593934B1 (en) 2000-11-16 2003-07-15 Industrial Technology Research Institute Automatic gamma correction system for displays
KR100806903B1 (en) 2001-09-27 2008-02-22 삼성전자주식회사 Liquid crystal display and method for driving thereof
US7230594B2 (en) 2002-12-16 2007-06-12 Eastman Kodak Company Color OLED display with improved power efficiency

Also Published As

Publication number Publication date
EP1845508A1 (en) 2007-10-17

Similar Documents

Publication Publication Date Title
US7791621B2 (en) Systems and methods for providing driving voltages to RGBW display panels
US7808463B2 (en) Data driver and organic light emitting display having the same
US7224303B2 (en) Data driving apparatus in a current driving type display device
US10043455B2 (en) Data driver and display device including the same
US7218298B2 (en) Light emitting device
US8305325B2 (en) Color display apparatus and active matrix apparatus
US10019942B2 (en) Data driver and organic light emitting diode display device using the same
US9928782B2 (en) Four-primary-color organic light emitting display and driving method thereof
KR100798309B1 (en) Driving circuit for active matrix organic light emitting diode
US7880697B2 (en) Organic light-emitting diode display device and method for driving the same
KR102623092B1 (en) Driving device, driving method and display device of display panel
US10210806B2 (en) Data drive circuit of amoled display device
WO2019053834A1 (en) Display device and drive method therefor
KR20050068838A (en) Flat panel display and driving method thereof
US10803811B2 (en) Display apparatus, driver for driving display panel and source driving signal generation method
US10891904B2 (en) Organic light-emitting diode-based display device and method for driving the device
US7391393B2 (en) Low power and high density source driver and current driven active matrix organic electroluminescent device having the same
EP1845508B1 (en) System and method of providing driving voltages to an RGBW display panel
KR20180014388A (en) DAC and Source IC having the Same and Display Device having the Same
KR101992894B1 (en) Organic light emitting diode display device and method for driving the same
KR102165846B1 (en) Data driver and display device using the same
US7696976B2 (en) Data driver and organic light emitting display device having the same
KR20230092486A (en) Display Device and Driving Method of the same
US20050024348A1 (en) Driving circuit for solving color dispersion
KR20150011549A (en) Display device and method of driving the same

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK YU

17P Request for examination filed

Effective date: 20080417

AKX Designation fees paid

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

RBV Designated contracting states (corrected)

Designated state(s): DE FR GB IT NL

17Q First examination report despatched

Effective date: 20090512

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: CHIMEI INNOLUX CORPORATION

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT NL

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602006028705

Country of ref document: DE

Effective date: 20120614

REG Reference to a national code

Ref country code: NL

Ref legal event code: T3

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20130114

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602006028705

Country of ref document: DE

Effective date: 20130114

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 11

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 12

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20180329

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20180315

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20180412

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20180404

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20180420

Year of fee payment: 13

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602006028705

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MM

Effective date: 20190501

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20190413

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190501

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20191101

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190413

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190430

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190413