EP1805793A1 - Electromigration control - Google Patents
Electromigration controlInfo
- Publication number
- EP1805793A1 EP1805793A1 EP05791928A EP05791928A EP1805793A1 EP 1805793 A1 EP1805793 A1 EP 1805793A1 EP 05791928 A EP05791928 A EP 05791928A EP 05791928 A EP05791928 A EP 05791928A EP 1805793 A1 EP1805793 A1 EP 1805793A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- electrically conductive
- vacancy
- conductive line
- dams
- electromigration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/064—Manufacture or treatment of conductive parts of the interconnections by modifying the conductivity of conductive parts, e.g. by alloying
Definitions
- This invention relates generally to the control of electromigration in a patterned electrically conductive layer of a semiconductor device.
- Aluminium has, in the past, been the principal conductive material employed for electrical interconnection in semiconductor devices due to its low resistivity, good adherence to silicon dioxide, low cost, ease in bonding and good etchability.
- the continual demand for enhanced integrated circuit performance has resulted in, among other things, a dramatic reduction of semiconductor geometries.
- As device geometry continues to scale down for Ultra Large Scale Integrated circuits there is a growing demand for an interconnect wiring with minimum pitch and high conductivity, while requiring greater levels of reliability.
- an integrated circuit die is considered to be good if a test indicates an equivalent life span of 10 years.
- space e.g. satellite, probe, etc
- medical e.g. pacemakers, and the like
- military a longer life span may be required, so as to avoid or minimize the requirement for device replacement.
- Electromigration generally is defined as atoms constituting a line that move when current flows into the line due to electrons, and it will be appreciated that copper still suffers from electromigration reliability issues as geometries continue to shrink and current densities increase. Under high current densities, copper atoms move in the direction of the electron flow, and vacancies accumulate in the opposite direction into voids that have the effect of increasing circuit resistance and eventually causing an open circuit, which causes the device to fail.
- the copper interconnect line 9 provided in respect of a substrate 5, is generally encapsulated on the sides and bottom by barrier metal 6, and on top by barrier/etch stop dielectric 10.
- US Patent Application Publication No. US 2004/0041274 Al describes a semiconductor device structure comprising first and second interconnects with a primary structure (e.g. a via or the like) therebetween.
- the primary structure defines an interface with the interconnects so, in order to diffuse the effects of electromigration at the interface, a buffer structure (e.g. a dummy via) is provided on the first interconnect which defines another interface in respect of which vacancies can accumulate, thereby diffusing (or "diluting" the effects of electromigration).
- this proposal involves modification of the device design, not to mention the increased overhead of depositing structures which are unnecessary to the actual function of the device.
- a method of forming an electrically conductive line on a substrate of an integrated circuit comprising depositing a line of electrically conductive material on said substrate, and altering, by implantation of selected atoms, the crystalline structure of said electrically conductive line at one or more locations along the length thereof, so as to create respective one or more vacancy dams for causing vacancies created by electromigration within said electrically conductive line during operation to accumulate thereat.
- a method of manufacturing an integrated circuit comprising one or more semiconductor devices, the method comprising depositing one or more electrically conductive lines on a substrate, the method further comprising altering the crystalline structure of the or each conductive line at one or more locations along the length thereof by implantation of one or more selected atoms so as to create one or more respective vacancy dams for causing vacancies created by electromigration within a respective electrically conductive line during operation to accumulate thereat.
- the present invention also extends to an integrated circuit comprising one or more semiconductor devices and one or more electrically conductive lines provided on a substrate, wherein the or each conductive line comprises one or more vacancy dams along the length thereof, at which vacancy dams vacancies created by electromigration within the respective conductive line are caused to accumulate, in use, wherein said one or more vacancy dams are formed by altering the crystalline structure of a respective portion of the respective conductive line by implantation of one or more selected atoms.
- the or each electrically conductive line is preferably a metal, such as aluminium or, more preferably, copper due to its lower resistivity and higher reliability.
- the atoms selected for implantation are intended to alter the crystalline structure of the electrically conductive line at the location of implantation to the extent that vacancy flow is substantially halted, without significantly decreasing the electrical conductivity of the line.
- the atoms may be of the same type as the material of the electrically conductive line, but not necessarily — other atoms, either of a single type or a combination of two or more types, may be selected.
- a plurality of vacancy dams created by implantation of atoms are preferably provided along the length of the electrically conductive line, possibly at substantially equidistant intervals, so as to substantially equally distribute the diffusive effect thereof along the length of the line.
- Figure 1 is a schematic cross-sectional view of an electrically conductive interconnect
- Figure 2a is a schematic side view of a portion of electrically conductive interconnect, indicating the respective directions of flow of electrons and vacancies;
- Figure 2b is a schematic side view of a portion of the electrically conductive interconnect of Figure 2a, indicating a killer void formed at the barrier after x years of operation of a respective integrated circuit;
- Figure 3a is a schematic side view of a portion of an electrically conductive interconnect according to an exemplary embodiment of the present invention.
- Figure 3b is a schematic side view of a portion of the electrically conductive interconnect of Figure 3a, indicating non-killer voids formed at the "vacancy dams after x years of operation of a respective integrated circuit.
- the present invention proposes a method of diffusing or distributing the total effects over a period of x years of electromigration within an electrically conductive interconnect of an integrated circuit by creating one or, more preferably, several vacancy dams distributed (preferably at substantially equidistant intervals) along the length of the conductive line so as to effectively divide its volume.
- FIG. 3a An exemplary embodiment of the invention is illustrated schematically in Figure 3a, which shows a portion of an electrically conductive (e.g. aluminiuiri or, more preferably, copper) line 9 having a barrier 6.
- a plurality of vacancy dams 10 are created at respective equidistant intervals along the length of the line 9 to divide the vohume of the line 9 into sections.
- These vacancy dams may be created by the implantation o f copper (Cu) or other specific atoms so as to disturb the crystallographic structure of the electrically conductive line at the location of implantation.
- carbon atoms implanted into copper do not modify the structure of the copper, and the resultant structure is stable (i.e. the carbon atoms do not react with the copper) up to around 700 0 C in a vacuum (10-6mbar).
- Tungsten atoms could also be implanted in a copper line to create the desired vacancy atoms, as tungsten also does not alter the structure of the copper, and the resultant structure is stable up to around 45O 0 C.
- Other suitable atoms for implantation in the conductive line to create the desired vacancy atoms will be apparent to a person skilled in the art, and the present invention is not necessarily intended to be limited in this regard.
- a non-killer void 11 may be created at each dam 10 and the barrier 6 after x years, and the device can continue to operate effectively for longer. In fact, it may be several further years of operation before a killer void is created at any of the vacancy dams 10 or the barrier 6. This is because less vacancies accumulate at the barrier and each dam over the same period of time (because vacancy accumulation is distributed along the length of the line 9), so it takes much longer for sufficient vacancies to accumulate to create a "killer" void at any one of these locations.
- the main consideration here is to select the atoms for implantation (in respect or the conductive line in question) so as to substantially halt vacancy flow, without significantly adversely affecting the conductivity of the electrically conductive line.
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
Claims
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP05791928A EP1805793A1 (en) | 2004-10-22 | 2005-10-17 | Electromigration control |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP04300709 | 2004-10-22 | ||
| PCT/IB2005/053392 WO2006043224A1 (en) | 2004-10-22 | 2005-10-17 | Electromigration control |
| EP05791928A EP1805793A1 (en) | 2004-10-22 | 2005-10-17 | Electromigration control |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| EP1805793A1 true EP1805793A1 (en) | 2007-07-11 |
Family
ID=35429284
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP05791928A Withdrawn EP1805793A1 (en) | 2004-10-22 | 2005-10-17 | Electromigration control |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP1805793A1 (en) |
| JP (1) | JP2008518433A (en) |
| CN (1) | CN101044612A (en) |
| WO (1) | WO2006043224A1 (en) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3369660B2 (en) * | 1992-08-31 | 2003-01-20 | 株式会社東芝 | Semiconductor device |
| JP3415387B2 (en) * | 1997-02-18 | 2003-06-09 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
| JP4083921B2 (en) * | 1998-05-29 | 2008-04-30 | 株式会社東芝 | Manufacturing method of semiconductor device |
| KR100382544B1 (en) * | 2000-11-22 | 2003-05-09 | 주식회사 하이닉스반도체 | Method for Fabricating Line of Semiconductor Device |
| US6579795B1 (en) * | 2002-04-02 | 2003-06-17 | Intel Corporation | Method of making a semiconductor device that has copper damascene interconnects with enhanced electromigration reliability |
-
2005
- 2005-10-17 WO PCT/IB2005/053392 patent/WO2006043224A1/en not_active Ceased
- 2005-10-17 JP JP2007537439A patent/JP2008518433A/en active Pending
- 2005-10-17 EP EP05791928A patent/EP1805793A1/en not_active Withdrawn
- 2005-10-17 CN CNA2005800360862A patent/CN101044612A/en active Pending
Non-Patent Citations (1)
| Title |
|---|
| See references of WO2006043224A1 * |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2008518433A (en) | 2008-05-29 |
| WO2006043224A1 (en) | 2006-04-27 |
| CN101044612A (en) | 2007-09-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0701282A2 (en) | Interconnect structure having reduced peak localized current density and method of fabricating an interconnect level in a semiconductor device | |
| US12087685B2 (en) | Semiconductor interconnect structure with double conductors | |
| KR100301647B1 (en) | Process for producing metal interconnections and product produced thereby | |
| EP1146558B1 (en) | Semiconductor device with damascene wiring structure and method of its fabrication | |
| US20080026567A1 (en) | Increasing electromigration lifetime and current density in ic using vertically upwardly extending dummy via | |
| US7566975B2 (en) | Semiconductor device and method for manufacturing the same | |
| KR20100102981A (en) | Metal interconnect of semiconductor device and method for fabricating the same | |
| US20180090372A1 (en) | Heterogeneous metallization using solid diffusion removal of metal interconnects | |
| JP5089850B2 (en) | Semiconductor device | |
| CN101099235A (en) | Interconnection structure with cladding layer and its manufacturing method | |
| KR100420611B1 (en) | Interconnects with Ti-containing liners | |
| US6861758B2 (en) | Structure and manufacturing process of localized shunt to reduce electromigration failure of copper dual damascene process | |
| US9122829B2 (en) | Stress migration mitigation | |
| EP1805793A1 (en) | Electromigration control | |
| US7026244B2 (en) | Low resistance and reliable copper interconnects by variable doping | |
| US9633947B2 (en) | Folded ballistic conductor interconnect line | |
| US20100289125A1 (en) | Enhanced electromigration performance of copper lines in metallization systems of semiconductor devices by surface alloying | |
| US20100133700A1 (en) | Performance enhancement in metallization systems of microstructure devices by incorporating grain size increasing metal features | |
| JP2007214397A (en) | Semiconductor integrated circuit | |
| US9318414B2 (en) | Integrated circuit structure with through-semiconductor via | |
| US8143725B2 (en) | Semiconductor device | |
| US7935630B2 (en) | Wiring structure and wiring designing method | |
| JPH11317408A5 (en) | ||
| JP2000340654A (en) | Multilayer wiring structure | |
| JP2010272810A (en) | Semiconductor device and manufacturing method of semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| 17P | Request for examination filed |
Effective date: 20070522 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
| AX | Request for extension of the european patent |
Extension state: AL BA HR MK YU |
|
| 17Q | First examination report despatched |
Effective date: 20080220 |
|
| RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: NXP B.V. |
|
| RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: NXP B.V. |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
| 18D | Application deemed to be withdrawn |
Effective date: 20080702 |