EP1544941B1 - Matched microwave variable attenuator - Google Patents
Matched microwave variable attenuator Download PDFInfo
- Publication number
- EP1544941B1 EP1544941B1 EP03425804A EP03425804A EP1544941B1 EP 1544941 B1 EP1544941 B1 EP 1544941B1 EP 03425804 A EP03425804 A EP 03425804A EP 03425804 A EP03425804 A EP 03425804A EP 1544941 B1 EP1544941 B1 EP 1544941B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- line section
- lin2
- characteristic impedance
- line
- lin1
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000003990 capacitor Substances 0.000 claims description 3
- 239000000758 substrate Substances 0.000 abstract description 8
- 230000005540 biological transmission Effects 0.000 abstract description 6
- 101000922137 Homo sapiens Peripheral plasma membrane protein CASK Proteins 0.000 description 13
- 102100031166 Peripheral plasma membrane protein CASK Human genes 0.000 description 13
- 102100027206 CD2 antigen cytoplasmic tail-binding protein 2 Human genes 0.000 description 10
- 101000914505 Homo sapiens CD2 antigen cytoplasmic tail-binding protein 2 Proteins 0.000 description 10
- 239000011159 matrix material Substances 0.000 description 10
- 238000003780 insertion Methods 0.000 description 6
- 230000037431 insertion Effects 0.000 description 6
- 230000009466 transformation Effects 0.000 description 4
- 210000004027 cell Anatomy 0.000 description 3
- 230000006978 adaptation Effects 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 210000001744 T-lymphocyte Anatomy 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000004224 protection Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P1/00—Auxiliary devices
- H01P1/22—Attenuating devices
- H01P1/227—Strip line attenuators
Definitions
- the present invention relates to the field of microwave attenuator and more precisely to a matched microwave variable attenuator.
- voltages V 1 and V 2 depend on both the characteristics of the generator and the load. Being R G and R L the internal resistance of the generator and the load, the maximum transfer of power from the generator to the load, also corresponding to the minimum attenuation, takes place when R G and R L are matched to the resistance seen at the respective ports.
- Resistive attenuator starts attenuating as the match condition is left out. The desired attenuation is achieved by opportunely dimensioning the elements of the resistance matrix.
- a microwave variable attenuator is obtainable in line of principle by replacing one or more the resistances of the resistive attenuators with pin diodes having a resistance decreasing with the increase of the DC bias current flowing through them.
- pin diodes include unwanted reactive elements, such as: junction capacitance, case capacitance, and chip-to-case connection inductance, which limit their performances and call for an optimisation of the design inside the operation band.
- Two-port network including both dissipative and reactive elements are modelled by an impedance matrix Z whose elements ⁇ z x,y ⁇ include both resistance and reactance components, or by an admittance matrix Y whose elements ⁇ y x,y ⁇ include both admittance ad susceptance components.
- the unwanted reactive elements namely reactance or susceptance, limit the maximum attenuation (decoupling) on serial branches of the attenuator, whereas they increase the insertion loss on parallel branches.
- the microwave attenuators described by matrix S can also attenuate by exploiting the mechanism of reflecting the waves towards the input port due to the various unmatching condition along the propagation path. In the latter case the attenuation can take place without or with partial power dissipation in the load.
- the focus of this article consists of how designing a so-called “imbedding network” in order to transform the on-off impedances of a pin diode into resistive values located in the real axis of the Smith chart.
- the imbedding network is embodied by a stub placed between the pin diode and the connected microstrip.
- the impedance transformation achieved by the calculated stub makes the pin diode an ideal variable resistance, more suitable than the single pin diode to attenuator or phase modulator applications.
- Preferred embodiments of pin diode attenuators are the ones having large attenuations and low insertion losses.
- the latter being defined as the ratio between the power delivered to the load before and after the insertion of the attenuator driven for null attenuation.
- the requisite of low insertion loss cannot leave out of consideration the frequency response of the microwave attenuators. In order to reach greater attenuations more attenuation cells can be cascaded to each other.
- the attenuator includes a configuration having two contiguous ⁇ /4 microstrip lines with characteristic impedance of Z T serially connected at the two ends with two respective microstrips of Z O , in their turn connected to the input and output ports of the attenuator.
- the anode of a first pin diode is connected between the ⁇ /4 microstrips while the cathode is grounded.
- the cathode of a second pin diode is connected between the two microstrips of different impedance, while the anode is connected to a third ⁇ /4 microstrip whose impedance is less than Z O .
- the two diodes are serially biased so that their resistances are the same.
- the attenuator of fig.2 seems to be inspired to some golden technical rules to achieve good designs with pin diode attenuators, in particular:
- the major drawback of the attenuator of the cited invention is that to be disadapted (unmatched) both at the input and the output ports, so that two circulators are needed, or equivalent devices, such as hybrids employed with balanced structures. Circulators and hybrids have manufacturing costs comparable if not greater than the cost of the attenuator. Furthermore the area of the complete circuit on the dielectric substrate is noticeable increased to the detriment of miniaturization requirements.
- microwave variable attenuators including pin diodes
- the main object of the present invention is that to indicate an alternative structure able to perform prevalently dissipative attenuation keeping the adaptation at both the input and output ports unchanged for all the values of the variable attenuation, without additional circulators, hybrids, or similar devices are needed.
- the invention achieves said object by providing a pin diode variable microwave attenuator, as disclosed in the claims.
- the pin diode variable attenuator consists of a dielectric substrate which supports a microstrip layout plus some discrete components mounted on it, including:
- the two line sections are parallel straight-lines.
- a ring configuration of the microstrip layout according to a second preferred embodiment allows to reduce the occupied surface on the substrate and increase the decoupling between the microstrips.
- the two pin diodes are serially biased to set equal values of their resistances.
- the one of the invention keeps as far as possible constant the adaptation at the input and output ports during the whole attenuation range. In any case, quite a different structure is disclosed indeed.
- an electrical model of the attenuator includes a first bifilar line LIN1 connected between the input and the output ports, and a second bifilar line LIN2 visible under the first one.
- the input and the output ports are not specifically indicated because the attenuator is symmetric.
- the two bifilar lines are unbalanced, having a wire connected to the ground.
- the second bifilar line LIN2 is ⁇ /2 long and presents a characteristic impedance Z, whose value is indifferent for the aim of the invention.
- the series of a first pin diode D1 with a capacitor is connected.
- the resistance of the first pin diode D1 into the operating band is indicated with R1*.
- the anode of the first pin diode D1 is connected to the capacitor while the cathode is connected to the wire of line LIN1 which is not grounded.
- a second pin diode D2 is connected across the second bifilar line LIN2 either at the input or the output of LIN2.
- the resistance of the second pin diode D2 into the operating band is indicated with R2.
- the cathode of the second diode is connected to ground, while the anode is connected to the line LIN2, in such a way the second pin diode D2 results biased in series with the first one.
- the series of the two pin diodes D1 and D2 is fed by a current Idc, injected into the anode of the first diode by a current generator G I .
- a first microstrip embodiment of the electrical model of the attenuator of the preceding figure is shown.
- the metallic layout of the upper face of a dielectric alumina substrate is depicted.
- the bottom face of the substrate includes a metallized ground plane in correspondence of the upper layout for achieving microstrip lines.
- the metallic layout is lay down by means of well consolidated methods, for example sputtering.
- the thickness and the width of the lines LIN1 and LIN2 are calculated for obtaining the desired characteristic impedances Z o and Z, respectively.
- Connections to the ground plane are performed by metallized through holes.
- Elements other than microstrips are connected by advantageously employing known tools of the surface mount technology.
- the two resistors R o can be manufactured by laying down resistive metals.
- a second microstrip embodiment of the electrical model depicted in fig.3a is shown.
- the second embodiment differs from the preceding one by the only different shape of the metallic layout which is circular instead of rectangular but the electrical behaviour is the same.
- the ring configuration allows to save space on the upper face of the substrate of alumina.
- R1* R2
- the inventors have decided to act on the serial branch R1 of the T-shunt attenuator, maintaining as far as possible the equivalence of the remaining part. This choice is motivated by the fact of trying to remove the pin diode from the serial branch, according to the arguments raised in the introduction. Because of the symmetry of the T-shunt attenuator, two quarter wave line sections and a resistance Zo 2 / R2 shall be used, as shown in the upper part of fig.3b .
- Equality (7b) is valid on condition that the electrical equivalence during the passage from the purely resistive T-shunt of fig.1c to the microwave attenuator of fig.3b is kept unchanged. During this passage the effect of the phase offset of the signal across the various branches must be taken into account.
- the RF signal coming to the attenuator is split in two signals, a first one travels along the two contiguous ⁇ /4 tracts undergoing a ⁇ /2 phase offset at the output of the attenuator, the second one crosses the two resistors and leaves the attenuator with a phase offset which depends on the electrical length of the connection.
- a ⁇ /2 transmission line has the property of reporting the impedance present at one end to the other end unchanged, independently of its characteristic impedance. The property is made immediately perceptible on the Smith's chart, where a ⁇ /2 impedance transformation corresponds to a complete turn terminating in the starting point.
- both the embodiments of figures 3b and 3c include microstrips LIN1 and LIN2 equal to each other; that is with the same electrical length and the same dimensional length, in this case the characteristic impedance Z of the microstrip LIN2 is equal to Zo of course. But this is not the rule because embodiments with LIN1 and LIN2 of the same electrical ⁇ /2 length and different dimensional lengths are possible; obviously, different shapes of the layout are resulting.
- microstrip LIN2 between the two resistors Ro is not mandatory.
- the only mandatory thing is the connection of pin diode D2 in series with pin diode D1 as far as the DC current is concerned.
- Figures 3d to 3g illustrate in self-explicative way some variants on the series connection of the two resistors Ro with the microstrip LIN2.
Landscapes
- Non-Reversible Transmitting Devices (AREA)
- Attenuators (AREA)
- Control Of Motors That Do Not Use Commutators (AREA)
- Toilet Supplies (AREA)
Abstract
Description
- The present invention relates to the field of microwave attenuator and more precisely to a matched microwave variable attenuator.
- Variable microwave attenuators based on pin diodes are well known in the art. These attenuators are derivable from canonical resistive structures such as the one depicted in
Figure 1a, 1b, and 1c , for T-cell, π-cell, and T-shunt cell, respectively. Dual-port circuits offig.1a and 1c can be mathematically described by an impedance matrix of the type:
where: R 11 is the resistance seen at the 1-1 port, while R 21 is the 2→1 transfer resistances. Similar remarks, of course, apply to elements R 22 and R 12.
The dual-port circuit offig.1b is best described by an admittance matrix:fig.1a and 1 .c to the parallel representation offig.1 .b, and vice versa. Considering for simplicity the only matricial equation (1), voltages V 1 and V 2 depend on both the characteristics of the generator and the load. Being RG and RL the internal resistance of the generator and the load, the maximum transfer of power from the generator to the load, also corresponding to the minimum attenuation, takes place when RG and RL are matched to the resistance seen at the respective ports. The matched condition is: RG = R 11 and RL = R 22. Resistive attenuator starts attenuating as the match condition is left out. The desired attenuation is achieved by opportunely dimensioning the elements of the resistance matrix. - A microwave variable attenuator is obtainable in line of principle by replacing one or more the resistances of the resistive attenuators with pin diodes having a resistance decreasing with the increase of the DC bias current flowing through them. In addition, it can be considered that pin diodes include unwanted reactive elements, such as: junction capacitance, case capacitance, and chip-to-case connection inductance, which limit their performances and call for an optimisation of the design inside the operation band. Two-port network including both dissipative and reactive elements are modelled by an impedance matrix Z whose elements └zx,y ┘ include both resistance and reactance components, or by an admittance matrix Y whose elements └yx,y┘ include both admittance ad susceptance components. The unwanted reactive elements, namely reactance or susceptance, limit the maximum attenuation (decoupling) on serial branches of the attenuator, whereas they increase the insertion loss on parallel branches.
- Another useful tool for studying microwave attenuators is the so-called scattering matrix S having the following representation:
where apex - and + indicate signals outgoing from or incoming to two transmission lines respectively connected to the ports indicated by subscript 1 and 2. Assuming port 1 as the input port and 2 as the output port, when the output line is terminated in a matched load, it results V 2 + = 0. Stating the above matching condition, S 11 is the reflection coefficient in the input line, and S 21 is the transmission coefficient into output line from input line. Similar remarks, of course, apply to elements S 22 and S 12. Different from the only resistive attenuators described by matrix R, the microwave attenuators described by matrix S other than attenuating by dissipation on the resistive elements, can also attenuate by exploiting the mechanism of reflecting the waves towards the input port due to the various unmatching condition along the propagation path. In the latter case the attenuation can take place without or with partial power dissipation in the load. - The article of Manuel S. Navarro et al., titled: "Non-Reflecting Electronically Variable Attenuator", © 1999 IEEE, BSNDOCID: XP10509842. The focus of this article consists of how designing a so-called "imbedding network" in order to transform the on-off impedances of a pin diode into resistive values located in the real axis of the Smith chart. The imbedding network is embodied by a stub placed between the pin diode and the connected microstrip. The impedance transformation achieved by the calculated stub makes the pin diode an ideal variable resistance, more suitable than the single pin diode to attenuator or phase modulator applications. After which, a traditional pin diode can be replaced, in principle, with a couple "imbedding network plus pin diode" as practical implementation of this concept. The application performed in the cited article, corresponds to a well known structure employing two 3 dB, 90° hybrids to prevent reflections from pin diodes both at the input and the output ports. Reflection takes place by the physiological mismatch between the variable resistance of a pin-diode in respect of the characteristic impedance of the connected microstrip. On condition that the reflection coefficients of the two diodes are the same, the reflected waves affect only the load impedances Zo connected at the isolated port of the hybrids and not the signal ports (this is the true meaning of term: "Non-reflecting" in the title).
- Preferred embodiments of pin diode attenuators are the ones having large attenuations and low insertion losses. The latter being defined as the ratio between the power delivered to the load before and after the insertion of the attenuator driven for null attenuation. The requisite of low insertion loss cannot leave out of consideration the frequency response of the microwave attenuators. In order to reach greater attenuations more attenuation cells can be cascaded to each other.
- The
European patent EP 0223289 B1 titled: "Improvements to pin diode attenuators", granted to the same Applicant of the present invention, discloses a pin diode microwave variable attenuator similar to the one reported infig.2 . With reference to the figure, the attenuator includes a configuration having two contiguous λ/4 microstrip lines with characteristic impedance of ZT serially connected at the two ends with two respective microstrips of ZO, in their turn connected to the input and output ports of the attenuator. The anode of a first pin diode is connected between the λ/4 microstrips while the cathode is grounded. At the input side of the attenuator the cathode of a second pin diode is connected between the two microstrips of different impedance, while the anode is connected to a third λ/4 microstrip whose impedance is less than ZO. The two diodes are serially biased so that their resistances are the same. The peculiarity of this attenuator is that of using microstrips with two different characteristic impedances, namely the impedance ZT of the two contiguous λ/4 microstrips is different from the impedance ZO = 50 Ω of the other line sections. Due to the unmatching, the attenuator promotes reflective more than dissipative attenuation. This attenuator, at parity of pin diodes resistance (2 diodes) with respect of the absorptive attenuators of the reference prior art, gives rise to higher attenuation (also termed decoupling or isolation). More precisely, the value of the attenuation increases with the ratio between ZT and ZO starting from a minimum attenuation in correspondence of ZT = ZO. The attenuator offig.2 seems to be inspired to some golden technical rules to achieve good designs with pin diode attenuators, in particular: - • PIN diodes are serially biased by the same current, in such a way they present the same value of resistance.
- • The attenuation increases as the bias current increases and the pin diode resistance decreases; if so were not true the pin diodes could be poorly polarized at the highest attenuations giving rise to distortions.
- • PIN diodes are not serially connected to the lines for not to increase the insertion losses due to the residual resistance of the diodes.
- • The circuit is performed in microstrip without restrictions on the type of substrate.
- • The number of pin diodes is minimal.
- In spite of the good design, the major drawback of the attenuator of the cited invention is that to be disadapted (unmatched) both at the input and the output ports, so that two circulators are needed, or equivalent devices, such as hybrids employed with balanced structures. Circulators and hybrids have manufacturing costs comparable if not greater than the cost of the attenuator. Furthermore the area of the complete circuit on the dielectric substrate is noticeable increased to the detriment of miniaturization requirements.
- Many other types of microwave variable attenuators including pin diodes are known in the art, but the main object of the present invention is that to indicate an alternative structure able to perform prevalently dissipative attenuation keeping the adaptation at both the input and output ports unchanged for all the values of the variable attenuation, without additional circulators, hybrids, or similar devices are needed.
- The invention achieves said object by providing a pin diode variable microwave attenuator, as disclosed in the claims.
- According to a preferred embodiment of the invention, the pin diode variable attenuator consists of a dielectric substrate which supports a microstrip layout plus some discrete components mounted on it, including:
- a) a first line section having a first end in correspondence of said input port and the second end in correspondence of said output port, the first line section having a first characteristic impedance;
- b) a first fixed resistor having a value equal to the characteristic impedance of the first line section and a first end directly connected to the first line section;
- c) a second line section having a second characteristic impedance and a first end directly connected to the second end of the first fixed resistor, the second line section having λ/2 electrical length at the central frequency of the operating band;
- d) a second fixed resistor having a first end directly connected to the first line section at λ/2 electrical length from the connection point with the first fixed resistor, and a second end directly connected to the second end of the second line section, the second fixed resistor being equal in value with the first one;
- e) a first a first pin diode wherein its cathode is connected to the first line section at the central point between the connection points of the first and the second fixed resistors;
- f) a second pin diode wherein its cathode is connected to ground, while the anode is connected to the second end of the first fixed resistor in such way that the second pin diode results biased in series with the first one.
- Different geometries of the microstrip layout in agreement with the above description are possible. For example, according to a first preferred embodiment of the invention the two line sections are parallel straight-lines. A ring configuration of the microstrip layout according to a second preferred embodiment allows to reduce the occupied surface on the substrate and increase the decoupling between the microstrips.
- Similarly to the microwave variable attenuator of
fig.2 , the two pin diodes are serially biased to set equal values of their resistances. Contrarily to this attenuator the one of the invention keeps as far as possible constant the adaptation at the input and output ports during the whole attenuation range. In any case, quite a different structure is disclosed indeed. - The features of the present invention which are considered to be novel are set forth with particularity in the appended claims. The invention, together with further objects and advantages thereof, may be understood with reference to the following detailed description of an embodiment thereof taken in conjunction with the accompanying drawings given for purely non-limiting explanatory purposes and wherein:
-
fig.1 , already described, shows canonical resistive attenuator cells; -
fig.2 , already described, shows a variable pin diode variable attenuator of the prior art; -
fig.3a shows the electrical model with bifilar lines of pin diode variable attenuator of the present invention; -
figures 3b and 3c show two microstrip embodiments of the attenuator of the preceding figure; -
figures 3d to 3g show some variants of the microstrip embodiment offig.3b ; and -
fig.4 shows some curves of the attenuation and return loss versus frequency of the attenuator offigures 3b and 3c . - With reference to
fig.3a , an electrical model of the attenuator includes a first bifilar line LIN1 connected between the input and the output ports, and a second bifilar line LIN2 visible under the first one. The input and the output ports are not specifically indicated because the attenuator is symmetric. The two bifilar lines are unbalanced, having a wire connected to the ground. The bifilar line LIN1 is subdivided in two contiguous line sections having an electrical length of λ/4 and a characteristic impedance Zo = 50 Ω at the central frequency of the band. The second bifilar line LIN2 is λ/2 long and presents a characteristic impedance Z, whose value is indifferent for the aim of the invention. Across the bifilar line LIN1 at the point of contact between the two contiguous λ/4 line sections, the series of a first pin diode D1 with a capacitor is connected. The resistance of the first pin diode D1 into the operating band is indicated with R1*. The anode of the first pin diode D1 is connected to the capacitor while the cathode is connected to the wire of line LIN1 which is not grounded. Two resistors of Ro = 50 Ω are connected between respective ends of the bifilar lines LIN1 and LIN2. A second pin diode D2 is connected across the second bifilar line LIN2 either at the input or the output of LIN2. The resistance of the second pin diode D2 into the operating band is indicated with R2. The cathode of the second diode is connected to ground, while the anode is connected to the line LIN2, in such a way the second pin diode D2 results biased in series with the first one. The series of the two pin diodes D1 and D2 is fed by a current Idc, injected into the anode of the first diode by a current generator GI. The latter approximates an ideal current generator with in parallel an internal conductance YG very low. Due to the serial connection, the same current Idc flows through the two pin diodes D1, D2, and a same value of resistance, R1* = R2, depending on the Idc value is set up. - In
fig.3b a first microstrip embodiment of the electrical model of the attenuator of the preceding figure is shown. With reference tofig.3b , the metallic layout of the upper face of a dielectric alumina substrate is depicted. The bottom face of the substrate includes a metallized ground plane in correspondence of the upper layout for achieving microstrip lines. The metallic layout is lay down by means of well consolidated methods, for example sputtering. The thickness and the width of the lines LIN1 and LIN2 are calculated for obtaining the desired characteristic impedances Zo and Z, respectively. Connections to the ground plane are performed by metallized through holes. Elements other than microstrips are connected by advantageously employing known tools of the surface mount technology. Alternatively the two resistors Ro can be manufactured by laying down resistive metals. The metallic layout substantially includes: 1) a straight-line microstrip with a characteristic impedance Zo = 50 Ω connected between the input and the output of the attenuator which includes in a central part the line section LIN1 λ/2 long; 2) the series of the two resistors Ro with the line section LIN2 λ/2 long connected in parallel to the line section LIN1. - In
fig.3c , a second microstrip embodiment of the electrical model depicted infig.3a is shown. The second embodiment differs from the preceding one by the only different shape of the metallic layout which is circular instead of rectangular but the electrical behaviour is the same. The ring configuration allows to save space on the upper face of the substrate of alumina. - The operation of the attenuator of the subjected invention is now described considering the T-shunt attenuator of
fig.1c as starting point for the design of a variable microwave attenuator. With this assumption the R1 and R2 resistors of the T-shunt attenuator shall be put in correspondence with the R1* and R2 resistors of the two pin diodes D1, D2. Furthermore, the reasons of the circuital scheme offig.3b (and 3c ) including a mix of distributed and lumped devices shall be explained at the light of the inventive idea. Indicating with Zo the characteristic impedance (resistance) of the external lines connected to the input/output ports of the T-shunt attenuator, and with ATT the logarithmic attenuation in dB, the following equations are valid:
Combining the two equations each other, the following expression is found:
that is independent of the attenuation. The inventors have realized that expression (7) is equal to the one used by a quarter wave transformer with characteristic impedance Zo for matching the impedance R1 to R2, or vice versa. Expression (7) is rewritten as:fig.1c with the constraints of having R1* = R2 so that they can be replaced by two pin diodes controlled by an unique bias current which flows through both of them..As a starting rule, the inventors have decided to act on the serial branch R1 of the T-shunt attenuator, maintaining as far as possible the equivalence of the remaining part. This choice is motivated by the fact of trying to remove the pin diode from the serial branch, according to the arguments raised in the introduction. Because of the symmetry of the T-shunt attenuator, two quarter wave line sections and a resistance Zo2 / R2 shall be used, as shown in the upper part offig.3b . The effect of this transformation seen at the input/output ports of the attenuator is like a double transformation applied to the resistance R1 offig.1c in order to obtain R1*. Operatively, expression (7a) is applied, at first, to obtain the value Zo2/R2 for R1 due to the T-shunt configuration; successively expression (7a) is applied again, considering instead of R1 its value Zo2/R2, to account for impedance inversion, obtaining the impedance R1* of the pin diode attenuators D1, D2:fig.1c to the microwave attenuator offig.3b is kept unchanged. During this passage the effect of the phase offset of the signal across the various branches must be taken into account. The RF signal coming to the attenuator is split in two signals, a first one travels along the two contiguous λ/4 tracts undergoing a λ/2 phase offset at the output of the attenuator, the second one crosses the two resistors and leaves the attenuator with a phase offset which depends on the electrical length of the connection. Most critic conditions occur in case the two diodes D1, D2 are interrupted and R1*, R2 tend to ∞ In order to obtain the same phase offset across the two branches crossed by the signal, a line section having an electrical length of λ/2 shall be inserted in series with the two resistances Ro. This prevents the two resistors Ro being crossed by a current when the two diodes D1, D2 are interrupted, or a very low attenuation is set. In fact, phase offset across two whatever paths departing from the input and joining at the output of the attenuator is the same, in this circumstance the two ends of each resistor Ro are equipotential and the current is null. Furthermore, the insertion of the λ/2 line section does not compromise the behaviour of the network. As known, a λ/2 transmission line has the property of reporting the impedance present at one end to the other end unchanged, independently of its characteristic impedance. The property is made immediately perceptible on the Smith's chart, where a λ/2 impedance transformation corresponds to a complete turn terminating in the starting point. - The circular embodiment of
fig.3c and its design criteria are the same from the electrical point of view as the straight-line embodiment offig.3b . Nevertheless some advantages are recognisable. A first one consists in the smaller area of the layout (even if not apparent from the figure), a second one is lesser constraints for joining the two microstrips interconnecting the resistors Ro. - In
fig.4 three curves of attenuation versus frequency corresponding to the simulated scattering parameters S(2,1) for three values of pin diode resistance are reported. With reference tofig.4 , the three curves show a flat behaviour over a wide frequency range. The maximum attenuation of 20 dB is obtained with R1*, R2 = 6.5 Ω. The curves of return loss S(2,2) evaluated in correspondence of 27 Ω has a maximum value (lower than -30 dB) at the centreband frequency of 7.8 GHz. Diode resistances different from 27 Ω give lower reflections. More than 20 dB return loss S(2,2) are obtained in the full band 7.1-8.5 GHz for any attenuation value. - Though the invention is described for microstrips either including straight-line or circular layouts, it is evident that the skilled in the art can introduce variants without departing from the protections of the following claims. In particular, partial striplines, coplanar lines, or mixed configuration with metallic layers and coaxial cable are possible, although microstrips are preferred. Furthermore, both the embodiments of
figures 3b and 3c include microstrips LIN1 and LIN2 equal to each other; that is with the same electrical length and the same dimensional length, in this case the characteristic impedance Z of the microstrip LIN2 is equal to Zo of course. But this is not the rule because embodiments with LIN1 and LIN2 of the same electrical λ/2 length and different dimensional lengths are possible; obviously, different shapes of the layout are resulting. Besides, the position of microstrip LIN2 between the two resistors Ro is not mandatory. The only mandatory thing is the connection of pin diode D2 in series with pin diode D1 as far as the DC current is concerned.Figures 3d to 3g illustrate in self-explicative way some variants on the series connection of the two resistors Ro with the microstrip LIN2.
where ld is the dimensional length, and λ is the wavelength along the transmission line.
Claims (5)
- Pin-diode (D1, D2) variable attenuator having input and output ports and DC-bias control means (Gl, YG),
comprisinga. a first line section (LIN1) having a first end in correspondence of said input port and a second end in correspondence of said output port, the first line section having a first characteristic impedance (ZO);b. a first fixed resistor (RO) having a value equal to the characteristic impedance (ZO) of the first line section (LIN1), and a first end directly connected to the first line section (LIN1);
characterised in that the pin-diode variable attenuator further includesc. a second line section (LlN2) having a second characteristic impedance (Z) and a first end directly connected to the second end of the first fixed resistor (RO), the second line section having λ/2 electrical length at the central frequency of the operating band;d. a second fixed resistor (RO) having a first end directly connected to the first line section (LIN1) at λ/2 electrical length from the connection point with the first fixed resistor (RO), and a second end directly connected to the second end of the second line section (LIN2) the second fixed resistor being equal in value with the first one;e. a first pin diode (D1) wherein its cathode is connected to the first line section at the central point between the connection points of the first and the second fixed resistors (RO); and its anode is connected to ground through a capacitorf. a second pin diode (D2) wherein its cathode is connected to ground, while the anode is connected to the second end of the first fixed resistor in such a way that the second pin diode results biased in series with the first one. - The microwave variable attenuator of claim 1, characterised in that said second line section (LIN2) has a characteristic impedance (Z) equal to the characteristic impedance (ZO) of the first line section (LlN1) and it is shaped as a straight-line parallel to the first line section (LlN1).
- The microwave variable attenuator of claim 1, characterised in that said second line section (LIN2) has a characteristic impedance (Z) equal to the characteristic impedance (ZO) of the first line section (LIN1), and both the first and the second line sections (LIN1, LIN2) are semicircular lines opposite of each other to form a ring shaped layout.
- The microwave variable attenuator of claim 1, characterised in that said second line section (LIN2) has a characteristic impedance (Z) different from the characteristic impedance (ZO) of the first line section (LlN1).
- The microwave variable attenuator of any claim from 1 to 4, characterised in that said first (LIN1) and second (LIN2) line sections are in microstrips.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE60320271T DE60320271T2 (en) | 2003-12-17 | 2003-12-17 | Adapted variable microwave attenuator |
AT03425804T ATE392022T1 (en) | 2003-12-17 | 2003-12-17 | ADAPTED ADJUSTABLE MICROWAVE DAMPER |
EP03425804A EP1544941B1 (en) | 2003-12-17 | 2003-12-17 | Matched microwave variable attenuator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP03425804A EP1544941B1 (en) | 2003-12-17 | 2003-12-17 | Matched microwave variable attenuator |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1544941A1 EP1544941A1 (en) | 2005-06-22 |
EP1544941B1 true EP1544941B1 (en) | 2008-04-09 |
Family
ID=34486569
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP03425804A Expired - Lifetime EP1544941B1 (en) | 2003-12-17 | 2003-12-17 | Matched microwave variable attenuator |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP1544941B1 (en) |
AT (1) | ATE392022T1 (en) |
DE (1) | DE60320271T2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
RU2461920C1 (en) * | 2011-08-03 | 2012-09-20 | Федеральное государственное унитарное предприятие "Научно-производственное предприятие "Исток" (ФГУП НПП "Исток") | Broadband microwave attenuator with continuous control |
RU2469443C1 (en) * | 2011-06-16 | 2012-12-10 | Федеральное государственное унитарное предприятие "Научно-производственное предприятие "Исток" (ФГУП НПП "Исток") | Discrete broadband microwave attenuator |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8279019B2 (en) | 2010-05-10 | 2012-10-02 | Mediatek Singapore Pte. Ltd. | Millimeter-wave switches and attenuators |
RU2592717C1 (en) * | 2015-04-09 | 2016-07-27 | Акционерное общество "Всероссийский научно-исследовательский институт "Градиент" | Microstrip corrector of amplitude-frequency characteristics |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4236811B2 (en) * | 2000-12-28 | 2009-03-11 | Necエンジニアリング株式会社 | Variable attenuator |
-
2003
- 2003-12-17 AT AT03425804T patent/ATE392022T1/en not_active IP Right Cessation
- 2003-12-17 EP EP03425804A patent/EP1544941B1/en not_active Expired - Lifetime
- 2003-12-17 DE DE60320271T patent/DE60320271T2/en not_active Expired - Lifetime
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
RU2469443C1 (en) * | 2011-06-16 | 2012-12-10 | Федеральное государственное унитарное предприятие "Научно-производственное предприятие "Исток" (ФГУП НПП "Исток") | Discrete broadband microwave attenuator |
RU2461920C1 (en) * | 2011-08-03 | 2012-09-20 | Федеральное государственное унитарное предприятие "Научно-производственное предприятие "Исток" (ФГУП НПП "Исток") | Broadband microwave attenuator with continuous control |
Also Published As
Publication number | Publication date |
---|---|
DE60320271D1 (en) | 2008-05-21 |
EP1544941A1 (en) | 2005-06-22 |
ATE392022T1 (en) | 2008-04-15 |
DE60320271T2 (en) | 2009-05-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1085472A (en) | Directional coupler | |
US20020149441A1 (en) | Tandem six port 3:1 divider combiner | |
US20050052259A1 (en) | Quadrature hybrid circuit | |
US6472950B1 (en) | Broadband coupled-line power combiner/divider | |
CN114156622B (en) | Broadband low-loss one-to-six power divider and design method thereof | |
CN113241511A (en) | Broadband one-to-five microstrip circuit | |
CN109818115A (en) | Electric adjustable phase shifter based on left-hand metamaterial | |
Dalley | A strip-line directional coupler utilizing a non-homogeneous dielectric medium | |
CN112448113A (en) | Butterfly-shaped microstrip filtering power divider | |
US4616196A (en) | Microwave and millimeter wave switched-line type phase shifter including exponential line portion | |
JPH0462481B2 (en) | ||
EP1544941B1 (en) | Matched microwave variable attenuator | |
US4288761A (en) | Microstrip coupler for microwave signals | |
Okada et al. | Design method of unequal Wilkinson power divider using LC-ladder circuits for multi-way power dividers | |
KR100578280B1 (en) | Unequal Wilkinson Power Dividers using Simple Rectangular Defected Ground Structure | |
US6121853A (en) | Broadband coupled-line power combiner/divider | |
US7183874B2 (en) | Casing contained filter | |
KR101497018B1 (en) | 360° reflective analog phase shifter | |
Phromloungsri et al. | A high directivity coupler design using an inductive compensation technique | |
Linner et al. | Theory and design of broad-band nongrounded matched loads for planar circuits (short paper) | |
CN114464973B (en) | Reconfigurable filter attenuator based on continuously adjustable center frequency | |
RU2138887C1 (en) | Stripline nonreflecting band-elimination filter ( variants ) | |
JP3234777B2 (en) | Variable attenuator for microwave | |
CA1082782A (en) | Directional coupler | |
CN115360492B (en) | One-to-seven power divider |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL LT LV MK |
|
17P | Request for examination filed |
Effective date: 20051221 |
|
AKX | Designation fees paid |
Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SIEMENS S.P.A. |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 60320271 Country of ref document: DE Date of ref document: 20080521 Kind code of ref document: P |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080409 |
|
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080909 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080709 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080720 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080409 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080409 |
|
ET | Fr: translation filed | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080409 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080409 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080409 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080709 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080409 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080409 Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080409 |
|
26N | No opposition filed |
Effective date: 20090112 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080409 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20081231 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080409 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20081231 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20081231 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20081217 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20081217 Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20081010 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080409 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20080710 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E Free format text: REGISTERED BETWEEN 20120719 AND 20120725 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 60320271 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R081 Ref document number: 60320271 Country of ref document: DE Owner name: NOKIA SIEMENS NETWORKS ITALIA S.P.A., IT Free format text: FORMER OWNER: SIEMENS S.P.A., MAILAND/MILANO, IT Effective date: 20130620 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20131220 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20141211 Year of fee payment: 12 Ref country code: GB Payment date: 20141219 Year of fee payment: 12 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20150831 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20141231 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: TP Owner name: NOKIA SIEMENS NETWORKS ITALIA S.P.A., IT Effective date: 20151130 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 60320271 Country of ref document: DE |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20151217 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20151217 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20160701 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20171221 Year of fee payment: 15 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20181217 |