EP1532764A1 - Method and arrangement for reducing phase jumps when switching between synchronisation sources - Google Patents

Method and arrangement for reducing phase jumps when switching between synchronisation sources

Info

Publication number
EP1532764A1
EP1532764A1 EP02755999A EP02755999A EP1532764A1 EP 1532764 A1 EP1532764 A1 EP 1532764A1 EP 02755999 A EP02755999 A EP 02755999A EP 02755999 A EP02755999 A EP 02755999A EP 1532764 A1 EP1532764 A1 EP 1532764A1
Authority
EP
European Patent Office
Prior art keywords
signal
reference signal
frequency
master
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP02755999A
Other languages
German (de)
French (fr)
Other versions
EP1532764B1 (en
Inventor
Arild Wego
Pal Longva Hellum
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Publication of EP1532764A1 publication Critical patent/EP1532764A1/en
Application granted granted Critical
Publication of EP1532764B1 publication Critical patent/EP1532764B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0688—Change of the master or reference, e.g. take-over or failure of the master

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

A method and an arrangment for reducing phase jumps in a frame synchronization signal when switching between synchronization signal when switching between synchronization reference sources are disclosed. A new reference signal to which each of the two reference sources (signals) are phase locked, and has frequency n times the respective reference signal, is generated. A selection signal selects the new reference signal to be used, and the selected one is then divided back to its original frequency creating an input signal to a phase-locked loop generating the resulting frame synchronization signal. In this way, the maximum phase jumps are reduced from one period of the original reference signals to one period of the new reference signal. The invention is particularly applicable for reducing phase jumps on a master frame synchronization signal in a PDH system.

Description

METHOD AND ARRANGEMENT FOR REDUCING PHASE JUMPS WHEN SWITCHING BETWEEN SYNCHRONISATION SOURCES
Field of the invention
The present invention is related to synchronisation in communication networks, in particular to reduction of phase jumps in a frame synchronisation signal when switching between synchronisation reference sources.
Background of the invention
The lower layer of communication networks like the connectivity layer in a core network of a cellular environment could be seen as a layer of distributed resources for managing data flows. Some of the main nodes comprised in such networks are switches routing and directing data from input to output lines. Reliable internal synchronisation in these switches is crucial i.a. for keeping bit slips through the switches as low as possible.
The switches are normally equipped with internal Time Division Multiplex buses leading frames consisting of time slots of data from the receiving to the transmitting side of the switch in a predefined way. For a regular transmission of the frames, they are synchronised with a master timer initiating transmission of each frame.
The H.110 standard specifies that inside a node, e.g. a switch, there will be two potential providers of the master timing, primary master and secondary master. The purpose of having two master timers is that if the primary master fails, the secondary master will take over the timing in the node. Reasons for this may be line failure in some of the input lines, signal of poor quality, power outage, etc.
The clock sources for the primary and secondary master are reference signals, netref#l, and netref#2. Any of the serial input ports in a node can be the source for netref#l and netref#2. These clocks are synchronised to the specific timing in the network.
However, the problem area is not specially related to the H.110 solution, but acts as an example. To illustrate the 5 problem this document issues, an additional example system is taken into consideration, namely the Plesichronous Digital Hierarchy (PDH) . PDH is a transmission protocol normally applied for data transmission at data rate magnitudes of 64kbit/s to 139, 264Mbit/s .
lo Figure 1 shows a simplified block diagram and timing diagram of the synchronisation mechanism in a PDH system. One of two (or more) references that are usually extracted from serial data links is used as the timing reference for a master frame synchronisation signal. The references (REFl i5 and REF2) and the frame synchronisation signal (FRAME_SYNC) are usually 8kHz signals (125us period) indicating one TDM frame .
REFl and REF2 may have an arbitrary phase relation. A PLL is mainly used for jitter attenuation and to smooth out
20 phase variations at switch-over from one reference to another. An external select signal (SEL) selects whether REFl or REF2 shall be chosen as timing reference. At switch-over from one reference to another (i.e. when the chosen reference disappears or if the quality of the
25 reference is poor) , the phase difference between the references will lead to a phase jump on the input of the PLL. This will gradually lead to a phase change on the frame synchronisation signal. The phase change may be up to one period of the reference signals (worst case) . The two
3o worst-case phase jump conditions are illustrated in Figure 2 and figure 3.
A FIFO is normally placed ahead of the TDM bus for reducing the effect of data rate variations and small phase irregularities. However, such FIFOs are not dimensioned to absorb large phase jumps, as the use of deep FIFOs lead to longer timing delays and more logic. Thus, the phase jump in the frame synchronisation signal as described above, may result in an overflow in the FIFO, which in turn would lead to bit slips and bit errors, and resynchronisation and retransmission of data at switch-over from one timing reference to another may be necessary.
WO 98/25367 and WO 98/25368 disclose variants of a method of generating a system clock signal periodically locked to a selected one of a plurality of phase-locked loops, each of which emitting a clock signal in phase-locked relationship with an external reference signal. A digital error signal is transferred from the selected phase-locked loop to a central numerically controlled oscillator, and the system clock is locked to the output signal from the central numerically controlled oscillator.
US 5,909,149 discloses a multi-band locked loop employing multiple switchable voltage controlled oscillators. A single PLL is provided having a different voltage controlled oscillator for each desired frequency band. The transfer function of the phase detector in the phase-locked loop is switched responsive to the particular band selected for maintaining the loop natural frequency at the same point regardless of other changes in the loop transfer function, such as changes in the frequency slope of the voltage controlled oscillators and changes in the division ratio of the loop divider circuit .
One of the drawbacks of WO 98/25367 and WO 98/25368 is that much logic is necessary since several phase detectors and numerically controlled oscillators are required. This contributes to a very complicated solution. In addition, a digital error signal must be integrated over a period of time . US 5,909,149 is truly related to problems with switching between two frequency references, but it only concerns switching problems that occur when switching from one frequency band to another, and not phase jumps between two references with the same frequency. Thus, the publication does not solve this problem since it is not attenuating phase jumps when switching between the frequency references.
Summary of the invention
It is an object of the present invention to provide a method and an arrangement that eliminates the drawbacks described above. The features defined in the claims enclosed characterize this method and arrangement. In particular, the invention discloses a method and an arrangement in a telecommunication or data communication network for reducing phase jumps in a frame synchronisation signal when switching from a first original reference signal to a second reference signal. The method comprises the steps of generating a first and a second master reference signal phase locked to the first and the second original reference signal, respectively, each with a frequency n times the frequency of the corresponding original reference signal, selecting one of the master reference signals by a selection signal, dividing the frequency of the selected master reference signal back to the frequency of its corresponding reference signal, inputting the frequency divided signal into a Phase-Locked Loop circuit for generating the frame synchronisation signal. The arrangement implements this method. Brief description of the drawings
In order to make the invention more readily understandable, the discussion that follows will refer to the accompanying drawings .
Fig. 1 shows a block and timing diagram illustrating the basic concept of the synchronisation mechanism in a PDH system,
Fig. 2 shows timing diagrams illustrating one of the worst- case phase jumps in frame synchronisation signal in the system of fig. 1,
Fig. 3 shows timing diagrams illustrating the other worst- case phase jump in frame synchronisation signal in the system of fig. 1,
Fig. 4 shows a block and timing diagram illustrating an example of the synchronisation mechanism in a PDH system improved according to the present invention.
Detailed description
The present invention describes a method of reducing phase jumps in a frame synchronisation signal when switching between synchronisation reference sources.
The present invention is based on the realization of the fact that when generating a master frame synchronisation signal, it is necessary to lock to the frequency of the reference, but the phase relation to the reference has no importance.
To reduce the phase jump at switch-over from one reference to another, the present invention introduces "clocks" (MREFl and MREF2) that are phase locked to the reference signals with a frequency that is n times the reference signals (n is an integer number) . These clocks may be generated by counters clocked by a high frequency clock (CLK) , and reset by the reference signal, as shown in figure 4.
After the mux, the selected "clock" (MREF) is divided back to the original frequency again. In this way the maximum phase jumps are reduced from one period of the reference signal to one period of the MREF signal, as illustrated in figure 4. The frequency of the MREF "clocks" should be as high as possible to minimize the phase jumps at switchover, but it must not be so high that a variable number of MREF "clock" periods between two REF pulses appears. This will occur when the frequency of MREF is so high that the period of MREF is smaller than the delta period of the maximum tolerable frequency deviation of the REF signal
(REF (nominal period) - REF (min period) or REF (max period) - REF (nominal period). Consequently, the MREF period must always be longer than this maximum period variation.
An example embodiment of the present invention, together with timing diagrams illustrating a scenario where the reference signal is shifted, is shown in figure 4. This scenario illustrates the effect of the present invention.
The two reference signals available, REFl and REF2, generate MREFl and MREF2 by phase-locking clock signals having a frequency of n times the frequency of the respective reference signals with the reference signals themselves. MULT n indicates that the MREFl and MREF2 frequencies are, respectively, the REFl and REF2 frequencies multiplied with n where n is a power of two integers (2, 4, 8, 16 etc.). MREFl and MREF2 are multiplexed with the selection signal (SEL) , so that MREFl is selected when SEL is low, and MREF 2 when SEL is high. The selected MREF signal is then divided by n (preferably by a counter) leading to PLL_IN, which is the input of the PLL circuit finally outputting the resulting master frame synchronisation signal. DIV n indicates that the PLL_IN frequency is the MREF frequency divided by n where n is the same integer as in MULT n.
In the case illustrated in figure 4, PLL_IN goes high right after REFl. This is just for showing that the phase of PLL_IN does not change even if SEL changes from REFl to REF2. The PLL_IN goes high because the DIV element has counted n periods. MREF is reset at next REF2, but because the periods of MREFl and MREF2 are shorter than the maximum phase variation between two REF pulses, a variable number of MREF "clock" periods between two REF pulses will not occur. It should be noted that it is no longer any correlation between the phase of REF1/REF2 and PLL_IN. The original PLL has now become a frequency-locked loop (FLL) that suppresses phase jumps bigger than one MREF period.
MULT n indicates that the MREFl and MREF2 frequencies are, respectively, the REFl and REF2 frequencies multiplied with n where n is a power of two integers (2, 4, 8, 16 etc.) . DIV n indicates that the PLL_IN frequency is the MREF frequency divided by n where n is the same integer as in MULT n.
It should be noted that the logical levels and the specific logical devices chosen in the timing and block diagram of figure 4 could be chosen differently. The purpose of the timing and block diagram is to illustrate an embodiment and a scenario of events that may occur when utilising the present invention, and is not limiting the scope of it as defined in the independent claims enclosed.
The main advantage of the present invention is that max phase jumps at switch from one reference to another can be reduced from one period of the reference signal to the delta period of the maximum tolerable frequency deviation of the REF signal (REF (nominal period) - REF (min period) or REF (max period) -REF (nominal period. Further, bit faults can be avoided at switch-over from one reference to another without implementing large FIFOs, giving reduced bit error rate. Avoiding large FIFOs also reduce timing delays and the amount of logic.
The present invention provides a non-complicated solution, and less resynchronisation and retransmission of data will be needed.
Abbreviations
FIFO First In First Out buffer
FLL Frequency Locked Loop
PDH Plesichronous Digital Hierarchy
PLL Phase-Locked Loop
PDH Plesichronous Digital Hierarchy
References
[1] WO 98/25367 and WO 98/25368; A method and a circuit for generating a system/central clock signal
[2] US patent 5,909,149; Multiband phase-locked loop using a switched voltage controlled oscillator

Claims

P a t e n t c l a i m s
1. A method in a telecommunication or data communication network of reducing phase jumps in a frame synchronisation signal when switching from a first original reference signal to a second reference signal, c h a r a c t e r i z e d i n
generating a first and a second master reference signal phase locked to the first and the second original reference signal, respectively, each with a frequency n times the frequency of the corresponding original reference signal,
selecting one of the master reference signals by a selection signal,
dividing the frequency of the selected master reference signal back to the frequency of its corresponding reference signal,
inputting the frequency divided signal into a Phase- Locked Loop circuit for generating the frame synchronisation signal.
2. Method according to claim 1, c h a r a c t e r i z e d i n that in the selection step the first master reference signal is selected when the selection signal is low, and the second master signal is selected when the selection signal is high, or vice versa.
3. Method according to claim 1 or 2, c h a r a c t e r i z e d i n that the dividing step is carried out by counting the number of periods of the selected master reference signal and outputting a pulse like in the corresponding original reference signal for each nth period of the selected master reference signal.
4. Method according to one of the preceding claims, c h a r a c t e r i z e d i n that the periods of the master reference signal are longer than the delta period of maximum tolerable frequency deviation of the corresponding original reference signal.
5. Method according to one of the preceding claims, c h a r a c t e r i z e d i n that the frame synchronisation signal is a master frame synchronisation signal in a PDH system.
o
6. An arrangement in a node of a telecommunication or data communication network of reducing phase jumps in a frame synchronisation signal when switching from a first original reference signal to a second reference signal, c h a r a c t e r i z e d i n
s an element for each original reference signal generating a first and a second master reference signal phase locked to the first and the second original reference signal, respectively, each with a frequency n times the frequency of the corresponding 0 original reference signal,
a multiplexer with the first and the second master reference signal as input in addition to a selection signal selecting one of the master reference signals as the output of the multiplexer,
5 a divider dividing the frequency of the output of the multiplexer back to the frequency of the corresponding reference signal,
a Phase-Locked Loop circuit for generating the frame synchronisation signal having the divider output o signal as input.
7. Arrangement according to claim 6, c h a r a c t e r i z e d i n that the multiplexer selects the first master reference signal when the selection signal is low, and the second master signal when the selection signal is high, or vice versa.
8. Arrangement according to claim 6 or 7, c h a r a c t e r i z e d i n that the divider is a counter counting the number of periods of the output signal of the multiplexer outputting a pulse like in the corresponding original reference signal for each nth period of the output signal of the multiplexer.
9. Arrangement according to one of the claims 6-8, c h a r a c t e r i z e d i n that the periods of the master reference signals are longer than the delta period of maximum tolerable frequency deviation of the corresponding original reference signal.
10. Arrangement according to one of the claims 6-9, c h a r a c t e r i z e d i n that the node is a switch.
11. Arrangement according to one of the claims 6-10, c h a r a c t e r i z e d i n that the frame synchronisation signal is a master frame synchronisation signal in a PDH system.
EP02755999A 2002-08-30 2002-08-30 Method and arrangement for reducing phase jumps when switching between synchronisation sources Expired - Lifetime EP1532764B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/NO2002/000304 WO2004021636A1 (en) 2002-08-30 2002-08-30 Method and arrangement for reducing phase jumps when switching between synchronisation sources

Publications (2)

Publication Number Publication Date
EP1532764A1 true EP1532764A1 (en) 2005-05-25
EP1532764B1 EP1532764B1 (en) 2009-03-11

Family

ID=31973752

Family Applications (1)

Application Number Title Priority Date Filing Date
EP02755999A Expired - Lifetime EP1532764B1 (en) 2002-08-30 2002-08-30 Method and arrangement for reducing phase jumps when switching between synchronisation sources

Country Status (8)

Country Link
US (1) US7155191B2 (en)
EP (1) EP1532764B1 (en)
CN (1) CN100393024C (en)
AT (1) ATE425606T1 (en)
AU (1) AU2002321951A1 (en)
DE (1) DE60231563D1 (en)
RU (1) RU2288543C2 (en)
WO (1) WO2004021636A1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7747237B2 (en) * 2004-04-09 2010-06-29 Skyworks Solutions, Inc. High agility frequency synthesizer phase-locked loop
CN1848713B (en) * 2005-11-17 2010-08-11 华为技术有限公司 Time division multiplexing system minor node frame synchronization realizing method and apparatus
DE102006024470B4 (en) * 2006-05-24 2015-07-09 Xignal Technologies Ag Switchable phase-locked loop and method for operating a switchable phase-locked loop
DE102007046300A1 (en) * 2007-07-26 2009-01-29 Rohde & Schwarz Gmbh & Co. Kg Method for synchronizing a plurality of measuring channel assemblies and / or measuring devices and corresponding measuring device
US7902886B2 (en) * 2007-10-30 2011-03-08 Diablo Technologies Inc. Multiple reference phase locked loop
RU2665241C1 (en) * 2017-10-13 2018-08-28 Геннадий Сендерович Брайловский Frequency tuning method and phase detector

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DK138196A (en) * 1996-12-04 1998-06-05 Dsc Communications As Method and circuit for generating a system clock signal
US6087920A (en) * 1997-02-11 2000-07-11 Pulse Engineering, Inc. Monolithic inductor
US5909149A (en) * 1997-08-29 1999-06-01 Lucent Technologies, Inc. Multiband phase locked loop using a switched voltage controlled oscillator
JP3237637B2 (en) * 1999-01-05 2001-12-10 日本電気株式会社 Clock synchronization circuit
CN1160862C (en) * 1999-12-29 2004-08-04 上海贝尔有限公司 Method for controlling clock signal phase transient on switching and its device
JP4228518B2 (en) * 2000-06-09 2009-02-25 パナソニック株式会社 Digital PLL device
US6489852B1 (en) * 2000-07-20 2002-12-03 Marconi Communications, Inc. Slew controlled frame aligner for a phase locked loop
CA2324535A1 (en) * 2000-10-27 2002-04-27 Pmc-Sierra Inc. Adaptive phase shift filtration of pointer justification jitter in synchronous-plesiosynchronous signal desynchronization
DE10123932B4 (en) * 2001-05-11 2005-03-24 Siemens Ag Method for generating an internal clock in an electrical circuit and corresponding electrical circuit with a central clock generator
JP3531630B2 (en) * 2001-08-07 2004-05-31 日本電気株式会社 Clock generation circuit
US6621304B2 (en) * 2001-11-06 2003-09-16 Infineon Technologies Aktiengesellschaft Clocking and synchronization circuitry
US6999480B2 (en) * 2001-11-26 2006-02-14 Applied Micro Circuits Corporation Method and apparatus for improving data integrity and desynchronizer recovery time after a loss of signal
EP1467488B1 (en) * 2002-01-16 2007-04-11 Mitsubishi Denki Kabushiki Kaisha Clock generating circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2004021636A1 *

Also Published As

Publication number Publication date
AU2002321951A1 (en) 2004-03-19
RU2005108980A (en) 2005-08-27
CN100393024C (en) 2008-06-04
EP1532764B1 (en) 2009-03-11
WO2004021636A1 (en) 2004-03-11
US20050245223A1 (en) 2005-11-03
CN1650567A (en) 2005-08-03
US7155191B2 (en) 2006-12-26
ATE425606T1 (en) 2009-03-15
RU2288543C2 (en) 2006-11-27
DE60231563D1 (en) 2009-04-23

Similar Documents

Publication Publication Date Title
EP1867092B1 (en) Data cleaning with an asynchronous reference clock
US5373254A (en) Method and apparatus for controlling phase of a system clock signal for switching the system clock signal
RU2468521C1 (en) Method and device of time synchronisation
US7200767B2 (en) Maintaining synchronization of multiple data channels with a common clock signal
US7426247B2 (en) Multi-channel serdes receiver for chip-to-chip and backplane interconnects and method of operation thereof
US9609610B2 (en) Synchronization distribution in microwave backhaul networks
US8321717B2 (en) Dynamic frequency adjustment for interoperability of differential clock recovery methods
US7242740B2 (en) Digital phase-locked loop with master-slave modes
EP2976851B1 (en) Method and apparatus for implementing clock holdover
US7155191B2 (en) Method and arrangement for reducing phase jumps when switching between synchronization sources
EP1030451B1 (en) Phase-locked loop
EP1493233B1 (en) Selectable clocking architecture
US7391838B2 (en) Transceiver system and method supporting multiple selectable voltage controlled oscillators
US11967965B2 (en) Generating divided signals from phase-locked loop (PLL) output when reference clock is unavailable
US20040057547A1 (en) Fractional frequency clock signal synthesizer and method of operation thereof
US5095289A (en) Adjustable crystal controlled oscillator
EP0943193B1 (en) A method and a circuit for generating a central clock signal
EP0868783A1 (en) Procedure and circuit for holding lock state in a digital pll
JPH05183586A (en) Data device connection unit
JP2001203599A (en) Pll controller

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20050224

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

DAX Request for extension of the european patent (deleted)
17Q First examination report despatched

Effective date: 20061219

RIN1 Information on inventor provided before grant (corrected)

Inventor name: WEGO, ARILD

Inventor name: HELLUM, PAL, LONGVA

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 60231563

Country of ref document: DE

Date of ref document: 20090423

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090311

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090311

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090611

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090311

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090311

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090311

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090824

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090311

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090622

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090311

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090611

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090311

26N No opposition filed

Effective date: 20091214

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090831

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090831

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090830

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090612

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090830

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090311

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090311

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20150827

Year of fee payment: 14

Ref country code: DE

Payment date: 20150827

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20150817

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20150825

Year of fee payment: 14

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 60231563

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20160830

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20170428

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170301

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160830

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160830