EP1512220A1 - Coordinate rotation of pre-distortion vector in feedforward linearization amplification system - Google Patents

Coordinate rotation of pre-distortion vector in feedforward linearization amplification system

Info

Publication number
EP1512220A1
EP1512220A1 EP03730969A EP03730969A EP1512220A1 EP 1512220 A1 EP1512220 A1 EP 1512220A1 EP 03730969 A EP03730969 A EP 03730969A EP 03730969 A EP03730969 A EP 03730969A EP 1512220 A1 EP1512220 A1 EP 1512220A1
Authority
EP
European Patent Office
Prior art keywords
distortion
vector
multiplier
coefficients
modified
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP03730969A
Other languages
German (de)
French (fr)
Other versions
EP1512220B1 (en
EP1512220B8 (en
Inventor
Arne Rydin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Publication of EP1512220A1 publication Critical patent/EP1512220A1/en
Publication of EP1512220B1 publication Critical patent/EP1512220B1/en
Application granted granted Critical
Publication of EP1512220B8 publication Critical patent/EP1512220B8/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3223Modifications of amplifiers to reduce non-linear distortion using feed-forward
    • H03F1/3229Modifications of amplifiers to reduce non-linear distortion using feed-forward using a loop for error extraction and another loop for error subtraction
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3241Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
    • H03F1/3282Acting on the phase and the amplitude of the input signal
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3241Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
    • H03F1/3294Acting on the real and imaginary components of the input signal
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2201/00Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
    • H03F2201/32Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
    • H03F2201/3212Using a control circuit to adjust amplitude and phase of a signal in a signal path

Definitions

  • An amplifier system for radio frequency signals comprises a phase and gain adjuster which receives an input signal and a control vector for producing a distortion- adjusted input signal.
  • the distortion-adjusted input signal is applied to a main amplifier which generates an amplified output signal.
  • a control loop generates a control vector indicative of distortion of the main amplifier.
  • a modified pre-distortion vector generator generates a modified pre-distortion vector which is combined with the control vector to produce a composite control vector.
  • the composite control vector is applied to the phase and gain adjuster, thereby enabling the phase and gain adjuster to produce the distortion-adjusted input signal.
  • the modified pre-distortion vector generator performs a vector multiplication (e.g., coordinate rotation) of a pre-distortion vector so that the resultant modified pre-distortion vector has a proper direction relative to the control vector.
  • the amplifier system 120 of Fig. 5 comprises a phase and gain adjuster 122.
  • Phase and gain adjuster 122 is connected, via coupler 124, to receive an input signal applied at point 121.
  • phase and gain adjuster 122 On its output side phase and gain adjuster 122 is connected to an input side of main power amplifier 126.
  • the output side of main power amplifier 126 is applied to coupler 128, and from one leg of coupler 128 via attenuator 130 to subtractor 132.
  • the attenuator 130 reduces the gain of the signal output by main power amplifier 126 by an amount corresponding to the gain provided by main power amplifier 126.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

An amplifier system (120, 820) for radio frequency signals comprises a phase and gain adjuster (122) which receives an input signal and a control vector (C) for producing a distortion-adjusted input signal. The distortion-adjusted input signal is applied to a main amplifier (126) which generates an amplified output signal. A control loop generates a control vector (P) indicative of distortion of the main amplifier. A modified pre-distortion vector generator (199, 899) generates a modified pre-distortion vector (P') which is combined with the control vector to produce a composite control vector (Comp). The composite control vector is applied to the phase and gain adjuster, thereby enabling the phase and gain adjuster to produce the distortion-adjusted input signal. In essence, the modified pre-distortion vector generator performs a vector multiplication (coordinate rotation) of a pre-distortion vector so that the resultant modified pre-distortion vector has a proper direction relative to the control vector.

Description

COORDINATE ROTATION OF PRE-DISTORTION
VECTOR IN FEEDFORWARD LINEARIZATION
AMPLIFICATION SYSTEM
roOOll BACKGROUND
[0002] This application is related to the following simultaneously-filed United States Patent Application: United States Patent Application Serial Number 10/163,642, entitled "AUXILIARY AMPLIFIER IN FEEDFORWARD LINEARIZATION AMPLIFICATION SYSTEM"; which is incorporated herein by reference in its entirety.
[0003] 1. FIELD OF THE INVENTION
[0004] The present invention pertains to linear amplification of RF signals, for example linear amplification of RF signals using a multicarrier amplifier.
[0005] 2. RELATED ART AND OTHER CONSIDERATIONS
[0006] Amplifiers are typically employed to amplify RF signals in order to provide, e.g., increased power for transmission purposes, particularly transmission over an air interface to a receiver such as (for example) a mobile station (e.g., a user equipment unit (UE) such as a cell phone). But in amplifying an input RF signal, the amplifier may add unwanted components due to non-linear characteristics of the amplifier. Such is particularly true when the type of amplifier utilized is chosen for its power efficiency and/or when plural continuous wave RF input signals are applied to the amplifier. Rather than just producing amplified signals corresponding input signals, such amplifier may also output certain additional signals related to the frequencies of the input signals. In this regard, mathematically the output of the amplifier can be expressed as a DC term; a fundamental term (which includes nominal gain for the input signals and an amplitude distortion); and (typically second and third) harmonics terms. The DC term and harmonics can usually be filtered out rather easily, leaving a passband.
[0007] The distortion within the passband is not easily removed, but rather is minimized by designing the overall amplifier system in order to compensate for the non-linear characteristics of the amplifier component per se. Such "linearization" of an amplifier system is important in order to avoid distorted signal trajectories and to avoid errors in determining the logic level of individual digital signals.
[0008] There are many techniques that can be used to linearize amplifiers. Among the linearization techniques are the following: Back off (in the case of Class A amplifiers); Feedforward; Vector summation; Predistortion, and Feedback. Several of these linearization techniques are briefly described in United States Patent 6,075,411 to Briffa et al., which is incorporated herein by reference in its entirety. See also, in this regard, Briffa, Mark, "Linearisation of RF Power Amplifiers,", 1996.
[0009] The feedforward technique is advantageous for broadband linear RF amplifier systems. As mentioned briefly above, since the multicarrier input signal is distorted by the non-linearities in the main amplifier, certain intermodulation (IM) products appear at the output. In essence, the feedforward technique generates an error signal by comparing the input signal with the main amplifier output. The error signal is subtracted from the main amplifier output, leaving a (nearly) distortion-free amplified signal.
[00010] Fig. 1 illustrates a simplified, example amplifier system 20 which employs a feedforward technique to minimize distortion. The amplifier system 20 comprises a phase and gain adjuster 22 which receives, via coupler 24, an input signal. Output from the phase and gain adjuster 22 is applied to main power amplifier 26. Output from main power amplifier 26 is applied to a coupler 28, and from one leg of coupler 28 via attenuator 30 to subtracter 32. Both subtractor 32 and first loop controller 34 receive, via delay 36, the input signal as obtained from coupler 24. Output from subtractor 32 is applied both to first loop controller 34 and to a second gain and phase adjuster 40. Output from gain and phase adjuster 40 is applied to auxiliary amplifier 42, whose amplified output is coupled by coupler 44 to line 46. Line 46 emanates from coupler 28 and delay 48. The output signal carried on line 46 at point 51 is applied via coupler 50 and attenuator 52 to third loop controller 54, with third loop controller 54 connected to control gain and phase adjuster 40.
[00011] Being in a simplified form for sake of illustration, the amplifier system 20 of Fig. 1 comprises three loops. A first loop of amplifier system 20 includes phase and gain adjuster 22, main power amplifier 26, coupler 28, attenuator 30, and subtractor 32. If the gain and phase shift through phase and gain adjuster 22, main power amplifier 26, and attenuator 30 equals the gain and phase shift through delay 36, an error signal indicative of the distortion of main power amplifier 26 is output by subtractor 32. But in order to equalize gain and phase shift through these paths, first loop controller 34 is used to produce control signals, applied on line 60, to phase and gain adjuster 22.
[00012] A second loop of amplifier system 20 comprises attenuator 30, subtractor 32, gain and phase adjuster 40, auxiliary amplifier 42, coupler 44, and delay 48. If the gain and phase shift through attenuator 30, subtractor 32, gain and phase adjuster 40, and auxiliary amplifier 42 equals the gain and phase shift through delay 48, except for a 180 degree phase shift, the distortion is added in opposite phase at coupler 44, thus canceling out the distortion of main power amplifier 26 on line 46. A third loop including attenuator 52 and third loop controller ensures phase and gain equality in these two paths.
[00013] Thus, the first loop described above with reference to amplifier system 20 creates an error signal which contains the intermodulation distortion from the main power amplifier 26. The second loop serves to cancel intermodulation distortion at output point 51, while leaving the carriers unaffected.
[00014] If the intermodulation distortion could be reduced in the main amplifier, the demands on the feedforward system would be lowered. For example, the error amplifier, e.g., auxiliary amplifier 42 in Fig. 1, must be dimensioned to handle the total intermodulation power. With less intermodulation power, a smaller error amplifier with a lower power consumption could be used, leading to higher efficiency of the overall amplifier system.
[00015] Accordingly, some amplifier systems which employ the feedforward technique also introduce a predistortion that is the reverse of the non-linearities of the main amplifier. Fig. 2 illustrates an example use of pre-distortion in a system such as that described above. The system of Fig. 2 basically involves addition of a pre-distortion circuit 80, as well as an additional phase and gain adjuster 22'. The additional phase and gain adjuster 22' is added in series with the first gain and phase adjuster 22 (which can be a Cartesian gain and phase adjuster). The person skilled in the art knows how to construct and use a suitable pre-distortion circuit, for example with reference to United States Patent 6,075,411 to Briffa et al, which is incorporated herein by reference in its entirety.
[00016] At high output levels, the gain of a power amplifier (such as power amplifier 26 in Fig. 2) may decrease due to compression. A purpose of predistortion is to add (complex) gain in signal path before the power amplifier in order to compensate for the decrease of gain in the power amplifier.
[00017] The pre-distortion gain and phase adjuster 22' has the normalized transfer function l+ip(x)-t-jqp(x), where ip(x)+jqp(x)=P(x) is the pre-distortion vector provided by pre-distortion circuit 80. The functions ip(x) and qp(x) are signal dependent and are in most cases polynomials. The combined output (seen at the output of pre-distortion gain and phase adjuster 22') is provided by Expression 1.
[00018] y(t)=x(t) ((ic+jqcXl+ip(x)+jqp(x))) (Expression 1)
[00019] It would, however, be convenient if the pre-distortion signal output by pre- distortion circuit 80 were added in the first Cartesian phase and gain adjuster 22, rather than in pre-distortion gain and phase adjuster 22'. Fig. 3 shows such an attempted implementation, with part of the input signal (obtained via coupler 82) and certain coefficients being used by pre-distortion circuit 80 to generate a pre-distortion vector P.
In such case it would appear that the pre-distortion vector P is to be added by an adder 84 to the loop control vector C output by first loop controller 34, with the addition performed by adder 84 giving a composite control vector Comp which is applied to phase and gain adjuster 22.
[00020] In graphical form, the composite control vector Comp is illustrated by the right-most vector in Fig. 4. The corresponding output of gain and phase adjuster 22 is as indicated in Expression 2. [00021] y(t)=x(t)((ic+ip(x))+j(qc+qp(x)))- (Expression 2)
[00022] As it turns out, however, the phase shift through phase and gain adjuster 22, main power amplifier 26, and attenuator 30 in the Fig. 3 implementation is typically about 10 to about 20 full 360 degree turns, and only small variations in power and amplifier characteristics produce considerable phase changes.
[00023] In the situation depicted in the first quadrant of Fig. 4, the total complex gain of the vector sum Comp (Comp is the vector sum of vector C and vector P) is higher than the vector C. But the vector C is prone to change, such change occurring when the phase of the signal path which includes the power amplifier changes (due, for example, to such factors as temperature changes). Since the first loop controller 34 adapts to these changes, the control vector C may rotate to an extent that it falls in another quadrant (for example as illustrated by the left-most vector C in the second quadrant in Fig. 4). The pre-distortion vector P will then have a wrong direction relative to C, with the result that pre-distortion vector P cannot be directly applied to phase and gain adjuster 22 under such circumstances. Rather, the vector P has to be changed to give the desired higher gain. An extreme situation occurs in the third quadrant wherein the vectors C and P have opposing directions, with the incorrect result that the vector sum Comp is actually shorter than vector C.
[00024] What is needed, therefore, and an object of the present invention, is a technique for rendering the pre-distortion vector P usable by a phase and gain adjuster of a feedforward amplifier system.
r000251 BRIEF SUMMARY
[00026] An amplifier system for radio frequency signals comprises a phase and gain adjuster which receives an input signal and a control vector for producing a distortion- adjusted input signal. The distortion-adjusted input signal is applied to a main amplifier which generates an amplified output signal. A control loop generates a control vector indicative of distortion of the main amplifier. A modified pre-distortion vector generator generates a modified pre-distortion vector which is combined with the control vector to produce a composite control vector. The composite control vector is applied to the phase and gain adjuster, thereby enabling the phase and gain adjuster to produce the distortion-adjusted input signal. In essence, the modified pre-distortion vector generator performs a vector multiplication (e.g., coordinate rotation) of a pre-distortion vector so that the resultant modified pre-distortion vector has a proper direction relative to the control vector.
[00027] In one example, non-limiting embodiment, the modified pre-distortion vector generator comprises both a pre-distortion circuit and a vector multiplier. The predistortion circuit receives the input signal and pre-distortion coefficients and produces a pre-distortion vector. The vector multiplier multiplies the pre-distortion vector output by the pre-distortion circuit and the control vector to generate the modified pre- distortion vector. An adder adds the modified pre-distortion vector and the control vector to produce the composite control vector. Advantageously, the composite control vector can be directly applied to the phase and gain adjuster.
[00028] An example specific implementation of the vector multiplier embodiment, the vector multiplier comprises plural multiplier elements, including a first multiplier, a second multiplier, a third multiplier, a fourth multiplier, a subtractor, and an adder. Given the fact that the control vector has components ic and qc and the pre-distortion vector has components ip and qp, the first multiplier multiplies ic and ip; the second multiplier multiplies qc and qp; the third multiplier multiplies ic and qp; and the fourth multiplier multiplies qc and qp. A product of the first multiplier and a product of the second multiplier are applied to the subtractor, whereas a product of the third multiplier and a product of the fourth multiplier are applied to the adder. Outputs of the subtractor and adder are applied to the adder which combines the modified pre-distortion vector and the control vector to produce the composite control vector.
[00029] In another example, non-limiting embodiment, the modified pre-distortion vector generator comprises a component vector multiplier and a pre-distortion circuit. The component vector multiplier multiplies pre-distortion coefficients by the control vector to produce modified pre-distortion coefficients. The pre-distortion circuit which receives the input signal and the modified pre-distortion coefficients to generate the modified pre-distortion vector. The modified pre-distortion vector is applied to the adder which combines the modified pre-distortion vector and the control vector to produce the composite control vector. [00030] In the differing embodiment, the pre-distortion coefficients can be either adaptive coefficients or fixed coefficients as suits the particular application and/or environment of use.
[000311 BRIEF DESCRIPTION OF THE DRAWINGS [00032] The foregoing and other objects, features, and advantages of the invention will be apparent from the following more particular description of preferred embodiments as illustrated in the accompanying drawings in which reference characters refer to the same parts throughout the various views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention.
[00033] Fig. 1 is diagrammatic view of a conventional amplifier system which employs a feedforward technique.
[00034] Fig. 2 is a diagrammatic view of a conventional amplifier system which employs pre-distortion in conjunction with a feedforward technique by applying a predistortion vector to a pre-distortion gain and phase adjuster which supplements a first loop phase and gain adjuster.
[00035] Fig. 3 is a diagrammatic view of an amplifier system which attempts to employ pre-distortion in conjunction with a feedforward technique by summing a control vector C and a pre-distortion vector P, but wherein the pre-distortion vector P can have a wrong direction relative to control vector C.
[00036] Fig. 4 is a graph which illustrates how the pre-distortion vector P of the system of Fig. 3 can have a wrong direction relative to control vector C.
[00037] Fig. 5 is a diagrammatic view of a first example, non-limiting embodiment of an amplifier system which successfully employs pre-distortion in conjunction with a feedforward technique and wherein an adjusted or modified pre-distortion vector P has a correct direction.
[00038] Fig. 6 is a graph which illustrates coordinate rotation of a pre-distortion vector P of the system of Fig. 5. [00039] Fig. 7 is a schematic view of a vector multiplier according to an example analog implementation.
[00040] Fig. 8 is a diagrammatic view of a second example, non-limiting embodiment of an amplifier system which successfully employs pre-distortion in conjunction with a feedforward technique and wherein an adjusted or modified pre-distortion vector P has a correct direction.
r000411 DETAILED DESCRIPTION OF THE DRAWINGS
[00042] In the following description, for purposes of explanation and not limitation, specific details are set forth such as particular architectures, interfaces, techniques, etc. in order to provide a thorough understanding of the present invention. However, it will be apparent to those skilled in the art that the present invention may be practiced in other embodiments that depart from these specific details. In other instances, detailed descriptions of well-known devices, circuits, and methods are omitted so as not to obscure the description of the present invention with unnecessary detail. Moreover, individual function blocks are shown in some of the figures. Those skilled in the art will appreciate that the functions may be implemented using individual hardware circuits, using software functioning in conjunction with a suitably programmed digital microprocessor or general purpose computer, using an application specific integrated circuit (ASIC), and/or using one or more digital signal processors (DSPs).
[00043] In contrast to Fig. 3, Fig. 5 shows an example, non-limiting implementation of an amplifier system 120 which successfully employs pre-distortion in conjunction with a feedforward technique so that its adapted or modified pre-distortion vector P' has a correct direction relative to control vector C. Elements of amplifier system 120 which are analogous to corresponding elements of amplifier system 20 of Fig. 3 have similarly numbered lower order digits for their reference numerals. As with the amplifier system 20 of Fig. 3, the amplifier system 120 of Fig. 5 has three loops which serve comparable functions to the corresponding three loops of amplifier system 20.
[00044] The amplifier system 120 of Fig. 5 comprises a phase and gain adjuster 122. Phase and gain adjuster 122 is connected, via coupler 124, to receive an input signal applied at point 121. On its output side phase and gain adjuster 122 is connected to an input side of main power amplifier 126. The output side of main power amplifier 126 is applied to coupler 128, and from one leg of coupler 128 via attenuator 130 to subtractor 132. The attenuator 130 reduces the gain of the signal output by main power amplifier 126 by an amount corresponding to the gain provided by main power amplifier 126.
[00045] Both subtractor 132 and controller 134 (also known as a first controller) receive, via delay 136, the input signal from point 121. An output side of subtractor 132 is connected both to an input of first loop controller 134 and to a second gain and phase adjuster 140. An output side of gain and phase adjuster 140 is connected to an input side of auxiliary amplifier 142. The amplified output of auxiliary amplifier 142 is coupled by coupler 144 to line 146. Line 146 is connected via delay 148 and coupler 128 to the output side of main power amplifier 126.
[00046] The output signal carried on line 146 at point 151 is applied via coupler 150 and attenuator 152 to third loop controller 154. The third loop controller 154 is connected to control gain and phase controller 140.
[00047] A first loop of amplifier system 120 includes phase and gain adjuster 122, main power amplifier 126, coupler 128, attenuator 130, and subtractor 132. The subtractor 132 compares the attenuated output of main power amplifier 126 with the input signal acquired via delay 136. The length of delay afforded by delay 136 corresponds to the delay through phase and gain adjuster 122, main power amplifier 126, and attenuator 130. If the gain and phase shift through phase and gain adjuster 122, main power amplifier 126, and attenuator 130 equals the gain and phase shift through delay 136, an error signal indicative of the distortion of main power amplifier 126 is output by subtractor 132. Fine adjustment of the amplitude and phase matching is performed by phase and gain adjuster 122.
[00048] The first loop controller 134 is connected to receive the input signal applied at point 121 (received via coupler 124 and delay 136) and the error signal generated by subtractor 132. The first loop controller 134 generates a control vector C, which is applied, both to a first input side of adder 184 and to a first input side of vector multiplier 190. [00049] A second loop of amplifier system 120, which serves as a distortion compensation circuit, comprises attenuator 130, subtractor 132, gain and phase controller 140, auxiliary amplifier 142, coupler 144, and delay 148. If the gain and phase shift through attenuator 130, subtractor 132, gain and phase controller 140, and auxiliary amplifier 142 on the one hand equals the gain and phase shift through delay 148 on the other hand, except for a 180 degree phase shift, the distortion is added in opposite phase at coupler 144, thus canceling out the distortion of main power amplifier 126 on line 146.
[00050] To ensure phase and gain equality in the path on line 146 and the path through attenuator 130, subtractor 132, gain and phase controller 140, and auxiliary amplifier 142, controller 154 generates control signals which are applied to gain and phase adjuster 140. In this regard, as a third loop, controller 154 uses the signal at point 151, reduced by attenuator 152, to generate the control signals applied to gain and phase controller 140.
[00051] The phase and gain adjuster 122 can be a Cartesian phase and gain adjuster. For example, the phase and gain adjuster 122 can be a quadrature gain phase adjuster (QGPA) such as that described in United States Patent 6,075,411 to Briffa et al., which is incorporated herein by reference in its entirety.
[00052] Owing to coupler 182, the input signal is applied both to phase and gain adjuster 122 and to an input side of pre-distortion circuit 180. The pre-distortion circuit 180 generates a pre-distortion vector P in accordance with conventional practice such as that described, e.g., in United States Patent 6,075,411 to Briffa et al., which again is incorporated herein by reference in its entirety.
[00053] In essence, the pre-distortion circuit 180 comprises two polynomial function generators which respectively generate in-phase and quadrature signals for predistortion vector P. The two polynomial function generators generate the signals based on the received input signal as well as certain coefficients which are input to predistortion circuit 180. The person skilled in the art will appreciate how such coefficients are generated and applied to pre-distortion circuit 180, realizing that the values of the coefficients can be either fixed or adaptive and that the values of the coefficients are derived from the output of the main amplifier which is being linearlized. For example, such coefficients can be generated by a controller or processor or the like in order to minimize distortion and thus the level of intermodulation products present in the (filtered) output of the main amplifier.
[00054] In the amplifier system of Fig. 5, the pre-distortion circuit 180 forms part of a modified pre-distortion vector generator 199. In the modified pre-distortion vector generator 199, the pre-distortion vector P output by pre-distortion circuit 180 is applied to a second input side of vector multiplier 190. The vector multiplier 190 also comprises the modified pre-distortion vector generator 199 of the embodiment of Fig. 5. The vector multiplier 190 outputs a modified or adjusted pre-distortion vector P' which is applied to a second input side of adder 184. The adder 184 adds the adjusted pre-distortion vector P' obtained from vector multiplier 190 to the loop control vector C output by first loop controller 134, thereby generating a composite control vector Comp which is applied to phase and gain adjuster 122.
[00055] Thus, the modified pre-distortion vector generator 199 generates a modified pre-distortion vector P' . The modified pre-distortion vector P' is combined with (e.g., added to) the control vector C to produce the composite control vector Comp. Advantageously, the composite control vector can be applied directly to the phase and gain adjuster 122 (rather than applied to a separate or auxiliary phase and gain adjuster).
[00056] In the Fig. 5 embodiment, the modification or adjustment of the pre-distortion vector P which is performed by modified pre-distortion vector generator 199 is attributable primarily to vector multiplier 190, which outputs the modified predistortion vector P. The modified pre-distortion vector P' is expressed as P'(x)= ip'(x)-t-jqp'(x). Insertion of the modified pre-distortion vector P' into Expression 2 gives Expression 3.
[00057] y(t) =x(t)((ic+ip'(x))+j(qc+qp'(x))) (Expression 3)
[00058] Expanding expressions 1 and 3 and comparing terms gives Expressions 4 and 5, which in turn yield Expression 6. [00059] ip'(x)=icip(x)-qcqp(x) (Expression 4)
[00060] qp'(x)=icqp(x) + qcip(x) (Expression 5)
[00061] P,(x)=C(x)P(x)=(ic+jqc)(ip(x)+jqp(x)) (Expression 6)
[00062] Thus, the vector product performed by vector multiplier 190 of the control vector C and the pre-distortion vector P gives the desired modified vector P. This means that utilization of vector multiplier 190 solves the problem of pre-distortion vector P otherwise having the wrong direction.
[00063] In essence, the vector multiplication performed by vector multiplier 190 represents a coordinate rotation for the pre-distortion vector P, so that the modified pre- distortion vector P' "follows" or rotates with the control vector C. In other words, the entire coordinate system of vector P rotates with vector C as vector C changes, so that the vector P does not have to be readjusted when vector C changes. The magnitude of the resultant sum vector Comp thus remains constant independently of where vector C falls. The angle between vector C and vector Comp also remains constant independently of where vector C falls.
[00064] Such coordinate rotation and following of (e.g., rotation with) of control vector C by the modified pre-distortion vector P' is illustrated by contrasting Fig. 6 with Fig. 4. In particular, Fig. 6 shows that the axes 60115 602ι and 6012, 6022 which form the frame of reference for modified pre-distortion vector P are rotated relative to the analogous axes of Fig. 4.
[00065] The vector multiplication which provides the desired coordinate rotation can be performed in the analog domain, in the digital domain, or in a combination of both.
[00066] A non-limiting, example implementation of an analog vector multiplier is shown as vector multiplier 190(7) in Fig. 7. In Fig. 7, ip, qp, ic, qc, pc' and qc' denote the orthogonal components of the vectors P, C and P', respectively. The vector multiplier 190(7) of Fig. 7 comprises four multipliers 1911 through 191 ; a subtractor 192; and, an adder 193. [00067] Fig. 8 shows another non-limiting, example embodiment of an amplification system 820 having a modified pre-distortion vector generator 899 which provides the modified pre-distortion vector P'. Elements of amplifier system 820 which are analogous to corresponding elements of amplifier system 120 of Fig. 5 have similarly numbered lower order digits for their reference numerals.
[00068] The modified pre-distortion vector generator 899 of amplifier system 820 of Fig. 8 essentially differs from the system of Fig. 5 in not having the vector multiplier 190, but instead comprising a coefficient vector multiplier 196 together with the predistortion circuit 180. The output of coefficient vector multiplier 196 is applied to pre- distortion circuit 180, with the output of pre-distortion circuit 180 now being the modified pre-distortion vector P' which is applied to the second input side of adder 184. The coefficient vector multiplier 196 can be either analog or digital depending of the application.
[00069] Thus, modification of the coefficients of the pre-distortion functions i(x) and q(x) in the manner facilitated by the embodiment of Fig. 8 also gives the desired result. Let, for example (in the case of polynomials) i(x) be defined as in Expression 7 and q(x) be defined as in Expression 8.
[00070] i(x)=Ci2x2+Ci4x + +Ci2nx2n (Expression 7)
[00071] q(x)=Cq2x2+Cq4x4+ +Cq2nx n (Expression 8)
[00072] . Then, the modified coefficients will be provided by Expression 9 through Expression N.
[00073] Ci2'=icCi2-qcCq2 (Expression 9)
[00074] Cq2'=icCq2+qcC12 (Expression 10)
[00075] Ci4'=icCi .-qcCq4 (Expression 11)
[00076] Cq4'=icCq4+qcCi4 (Expression 12) [00077]
[00078] Ci2n'=icCi2n-qcCq2n (Expression N- 1)
[00079] Cq2n'=icCq2n+qcCi2n (Expression N)
[00080] Thus, the amplifier system of Fig. 8 provides a modified pre-distortion vector P' which is also suitable for combination with the first control loop vector C for generating the composite control vector Comp.
[00081] It should be understood that the modified pre-distortion vector generators described herein can be structurally organized and the functions thereof implemented in manners other than those specifically illustrated herein. For example, the vector multiplier of the Fig. 5 embodiment or the coefficient vector multiplier of the Fig. 8 embodiment can be included in the pre-distortion circuits of the respective embodiments. Moreover, the modified pre-distortion vector generators can be implemented in diverse manners, including using individual hardware circuits, using software functioning in conjunction with a suitably programmed digital microprocessor or general purpose computer, using an application specific integrated circuit (ASIC), and/or using one or more digital signal processors (DSPs).
[00082] When suitable, for each of the amplifier systems thusly provided such as those described in conjunction with the preceding embodiments, fixed pre-distortion coefficients can be used for less critical applications. If adaptation is utilized, the speed requirement will be less demanding and the computational power can instead be used for more accurate calculation of the pre-distortion coefficients. The preferred embodiment is depending on the application. With analog loop control and fixed coefficients, the implementation according to Fig. 5 is likely preferable together with an analog vector multiplier. If digital adaptation of the coefficients is employed, the implementation according to Fig. 8 may be preferred.
[00083] As mentioned above, the modification of the pre-distortion functions involves coordinate system rotation. For some applications, depending of power amplifier characteristics, it may be advantageous to only rotate the pre-distortion vector without using the magnitude information of the control vector C. That is, instead of ic and qc in the vector multiplication, cos(arctan(qc/ic)) and sin(arctan(qc/ic)) are used respectively. [00084] While the invention has been described in connection with what is presently considered to be the most practical and preferred embodiment, it is to be understood that the invention is not to be limited to the disclosed embodiment, but on the contrary, is intended to cover various modifications and equivalent arrangements.

Claims

WHAT IS CLAIMED IS:
1. An amplifier system (120, 820) for radio frequency signals comprising: a phase and gain adjuster (122) which receives an input signal and produces a distortion-adjusted input signal; a main amplifier (126) which receives the adjusted signal and generates an amplified output signal; characterized by: means (199, 899) for generating a modified pre-distortion vector (P'), the modified pre-distortion vector (P') being combined with a control vector (C) indicative of distortion of the main amplifier (126) to produce a composite control vector (Comp), the composite control vector (Comp) being applied to the phase and gain adjuster (122) and used by the phase and gain adjuster (122) applies to produce the distortion-adjusted input signal.
2. An amplifier system (120, 820) for radio frequency signals comprising: a phase and gain adjuster (122) which receives an input signal and produces an adjusted signal; a main amplifier (126) which receives the adjusted signal and generates an amplified output signal; a control loop (122, 126, 128, 130, 132) which generates a control vector (C) indicative of distortion of the main amplifier (126); characterized by: means (199, 899) for generating a modified pre-distortion vector (P'), the modified pre-distortion vector (P1) being combined with the control vector (C) to produce a composite control vector (Comp), the composite control vector (Comp) being applied to the phase and gain adjuster (122).
3. The system of claims 1 or 2, wherein the means (199, 899) for generating the modified pre-distortion vector performs one of (1) a vector multiplication of a pre- distortion vector so that the modified pre-distortion vector (P') has a proper direction relative to the control vector (C); (2) a coordinate rotation of a pre-distortion vector so that the modified pre-distortion vector (P1) has a proper direction relative to the control vector (C).
4. The system of claims 1 or 2, wherein the means (199, 899) for generating the modified pre-distortion vector (P') comprises: a pre-distortion circuit (180) which receives the input signal and pre-distortion coefficients and produces a pre-distortion vector (P); a vector multiplier (190) which multiplies the pre-distortion vector (P) output by the pre-distortion circuit (180) and the control vector (C) to generate the modified pre- distortion vector (P').
5. The system of claim 4, wherein the pre-distortion coefficients are one of a adaptive coefficients and fixed coefficients.
6. The system of claim 4, further comprising an adder which adds the modified pre-distortion vector (P') and the control vector (C) to produce the composite control vector (Comp).
7. The system of claim 4, wherein the control vector (C) has components ic and qc; wherein the pre-distortion vector (P) has components ip and qp; wherein the means (199, 899) for generating the modified pre-distortion vector (P1) comprises a first multiplier (1911), a second multiplier (1912), a third multiplier (1913), a fourth multiplier (191 ), a subtractor (192), and an adder (193); wherein the first multiplier (1911) multiplies ic and ip; wherein the second multiplier (1912) multiplies qc and qp; wherein the third multiplier (1913) multiplies ic and qp; wherein the fourth multiplier (1914) multiplies qc and qp; wherein a product of the first multiplier ( 1911) and a product of the second multiplier ( 1912) are applied to the subtractor (192); and wherein a product of the third multiplier (1913) and a product of the fourth multiplier (1914) are applied to the adder (193).
8. The system of claims 1 or 2, wherein the means (899) for generating the modified pre-distortion vector (P') comprises: a vector multiplier (196) which multiplies pre-distortion coefficients by the control vector (C) to produce modified pre-distortion coefficients; a pre-distortion circuit (180) which receives the input signal and the modified pre-distortion coefficients to generate the modified pre-distortion vector (P').
9. The system of claim 8, wherein the pre-distortion coefficients are one of adaptive coefficients and fixed coefficients.
10. In an amplifier system (120, 820) for radio frequency signals, a method comprising: receiving an input signal at a phase and gain adjuster (122) and using the phase and gain adjuster (122) for producing an adjusted signal; applying the adjusted signal to a main amplifier (126) and using the main amplifier (126) for generating an amplified output signal; generating a control vector (C) indicative of distortion of the main amplifier (126); characterized by: generating a modified pre-distortion vector (P1) and combining the modified pre-distortion vector (P') with the control vector (C) to produce a composite control vector (Comp); applying the composite control vector (Comp) to the phase and gain adjuster (122).
11. The method of claim 10, wherein the step of generating the modified pre- distortion vector (P1) involves performing one of (1) a vector multiplication f a pre- distortion vector (P) so that the modified pre-distortion vector (P') has a proper direction relative to the control vector (C); and (2) a coordinate rotation of a pre- distortion vector (P) so that the modified pre-distortion vector (P') has a proper direction relative to the control vector (C).
12. The method of claim 10, wherein the step of generating the modified pre- distortion vector (P1) comprises: receiving the input signal and pre-distortion coefficients at a pre-distortion circuit (180) and using the pre-distortion circuit (180) for producing a pre-distortion vector (P); multiplying the pre-distortion vector (P) produced by the pre-distortion circuit (180) and the control vector (C) to generate the modified pre-distortion vector (P').
13. The method of claim 12, wherein the pre-distortion coefficients are one of adaptive coefficients and fixed coefficients.
14. The method of claim 12, wherein the control vector (C) has components ic and qc; wherein the pre-distortion vector (P) has components ip and qp; and wherein the method further comprises: configuring means (199, 899) for generating the modified pre-distortion vector (P) to comprise a first multiplier (191χ), a second multiplier (1912), a third multiplier (1913), a fourth multiplier (1914), a subtractor (192), and an adder (193); using the first multiplier ( 1911) to multiply ic and ip; using the second multiplier (1912) to multiply qc and qp; using the third multiplier ( 1913) to multiply ic and qp; using the fourth multiplier (1914) to multiply qc and qp; applying a product of the first multiplier (1911) and a product of the second multiplier (1 12) to the subtractor (192); and applying a product of the third multiplier (1913) and a product of the fourth multiplier (191 ) to the adder (193).
15. The method of claim 10, wherein the step of generating the modified pre- distortion vector (P1) comprises: multiplying pre-distortion coefficients by the control vector (C) to produce modified pre-distortion coefficients; using a pre-distortion circuit (180) which receives the input signal and the modified pre-distortion coefficients for generating the modified pre-distortion vector (P').
16. The method of claim 15, wherein the pre-distortion coefficients are one of adaptive coefficients and fixed coefficients.
EP03730969A 2002-06-07 2003-06-03 Coordinate rotation of pre-distortion vector in feedforward linearization amplification system Expired - Lifetime EP1512220B8 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US163643 2002-06-07
US10/163,643 US6680649B2 (en) 2002-06-07 2002-06-07 Coordinate rotation of pre-distortion vector in feedforward linearization amplification system
PCT/SE2003/000898 WO2003105337A1 (en) 2002-06-07 2003-06-03 Coordinate rotation of pre-distortion vector in feedforward linearization amplification system

Publications (3)

Publication Number Publication Date
EP1512220A1 true EP1512220A1 (en) 2005-03-09
EP1512220B1 EP1512220B1 (en) 2012-10-31
EP1512220B8 EP1512220B8 (en) 2013-01-02

Family

ID=29710016

Family Applications (1)

Application Number Title Priority Date Filing Date
EP03730969A Expired - Lifetime EP1512220B8 (en) 2002-06-07 2003-06-03 Coordinate rotation of pre-distortion vector in feedforward linearization amplification system

Country Status (4)

Country Link
US (1) US6680649B2 (en)
EP (1) EP1512220B8 (en)
AU (1) AU2003241244A1 (en)
WO (1) WO2003105337A1 (en)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6590449B2 (en) * 2000-05-30 2003-07-08 Matsushita Electric Industrial Co., Ltd. Predistortion circuit, low-distortion power amplifier, and control methods therefor
JP3986862B2 (en) * 2002-03-28 2007-10-03 株式会社日立国際電気 Amplifier
FR2846812B1 (en) * 2002-11-05 2005-01-28 Eads Defence & Security Ntwk IMPROVING THE METHODS AND DEVICES FOR LEARNING A DEVICE FOR LINEARIZING AN RF AMPLIFIER
FR2846813B1 (en) * 2002-11-05 2005-01-28 Eads Defence & Security Ntwk METHOD AND DEVICE FOR LEARNING A DEVICE FOR LINEARIZATION OF AN RF AMPLIFIER, AND MOBILE TERMINAL INCORPORATING SUCH A DEVICE
US7075366B2 (en) * 2003-07-18 2006-07-11 Mks Instruments, Inc. Methods and systems for stabilizing an amplifier
US7639015B2 (en) * 2003-07-18 2009-12-29 Mks Instruments, Inc. Methods and systems for stabilizing an amplifier
US8461842B2 (en) * 2003-07-18 2013-06-11 Mks Instruments, Inc. Methods and systems for stabilizing an amplifier
US7113036B2 (en) * 2004-04-15 2006-09-26 Agere Systems Inc. Method and apparatus for adaptive digital predistortion using nonlinear and feedback gain parameters
US20060039498A1 (en) * 2004-08-19 2006-02-23 De Figueiredo Rui J P Pre-distorter for orthogonal frequency division multiplexing systems and method of operating the same
US8036240B2 (en) * 2007-12-14 2011-10-11 Microsoft Corporation Software defined cognitive radio
US7834688B2 (en) * 2007-12-20 2010-11-16 Nortel Networks Limited Linearised power amplifier
DE102008052172B4 (en) 2008-10-17 2014-01-23 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Device for generating a correction signal
CN101567667B (en) * 2009-04-24 2011-10-19 福建三元达通讯股份有限公司 Enhancement type analog predistortion linear power amplifier
US9077440B2 (en) * 2013-01-04 2015-07-07 Telefonaktiebolaget L M Ericsson (Publ) Digital suppression of transmitter intermodulation in receiver
CN106130961B (en) * 2016-06-14 2019-05-14 哈尔滨工业大学 Safety detection method and software radio for software radio system
US11689166B2 (en) * 2021-02-04 2023-06-27 Analog Devices International Unlimited Company Circuitry for reducing distortion over a wide frequency range

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5111155A (en) 1991-03-04 1992-05-05 Motorola, Inc. Distortion compensation means and method
JP2967699B2 (en) 1995-03-06 1999-10-25 日本電気株式会社 Transmission device
US5770971A (en) * 1996-07-26 1998-06-23 Northern Telecom Limited Distortion compensation control for a power amplifier
US5898338A (en) 1996-09-20 1999-04-27 Spectrian Adaptive digital predistortion linearization and feed-forward correction of RF power amplifier
JP3106996B2 (en) 1997-04-02 2000-11-06 日本電気株式会社 Feed forward amplification circuit
US6075411A (en) 1997-12-22 2000-06-13 Telefonaktiebolaget Lm Ericsson Method and apparatus for wideband predistortion linearization
US6188732B1 (en) 1998-10-19 2001-02-13 Samsung Electronics Co., Ltd. Digital feedforward amplifier for use in an RF transmitter and method of operation
DE69943380D1 (en) 1999-07-28 2011-06-01 Fujitsu Ltd METHOD AND DEVICE FOR THE DISTORTION COMPENSATION OF A RADIO DEVICE
SE519596C2 (en) 1999-10-29 2003-03-18 Ericsson Telefon Ab L M Method and apparatus for controlling the phase of a linearized electronic amplifier
JP2001230636A (en) * 2000-02-16 2001-08-24 Nec Corp Feedforward amplifier circuit and its control method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO03105337A1 *

Also Published As

Publication number Publication date
AU2003241244A1 (en) 2003-12-22
EP1512220B1 (en) 2012-10-31
US20030227324A1 (en) 2003-12-11
US6680649B2 (en) 2004-01-20
EP1512220B8 (en) 2013-01-02
WO2003105337A1 (en) 2003-12-18

Similar Documents

Publication Publication Date Title
US6680649B2 (en) Coordinate rotation of pre-distortion vector in feedforward linearization amplification system
US6288610B1 (en) Method and apparatus for correcting signals, apparatus for compensating for distortion, apparatus for preparing distortion compensating data, and transmitter
US7020447B2 (en) Method and apparatus for compensating for distortion in radio apparatus
EP1695438B1 (en) Amplifier linearization using non-linear predistortion
US6647073B2 (en) Linearisation and modulation device
US5287069A (en) Constant-amplitude wave combination type amplifier
JP5591106B2 (en) Digital hybrid mode power amplifier system
US7366252B2 (en) Wideband enhanced digital injection predistortion system and method
CA2557334C (en) Digital predistortion system and method for high efficiency transmitters
US7236052B2 (en) Adaptive predistortion for a transmit system
US6956433B2 (en) Polynomial predistorter using complex vector multiplication
JP4555702B2 (en) Distortion compensation device
EP1560329A1 (en) Digital predistorter using power series model
EP2772033A2 (en) SOFTWARE DIGITAL FRONT END (SoftDFE) SIGNAL PROCESSING
EP2443739A1 (en) A high efficiency transmitter for wireless communication
US8854128B2 (en) Amplifying device and signal processing device
JP5673238B2 (en) Power amplification device, transmitter, and power amplification device control method
JP4436448B2 (en) Distortion compensation amplifier
JP2008028746A (en) Distortion compensating device
JP4597100B2 (en) Nonlinear compensation circuit for high frequency power amplifier
CA2035845C (en) Constant-amplitude wave combination type amplifier
JPH11196140A (en) Power amplifier
JP2017158055A (en) Distortion compensation device and distortion compensation method
Ata Two-Tone and Nine-Tone Excitations in Future Adaptive Predistorted Linearised Basestation Amplifiers of Cellular Radio

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20041025

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK

DAX Request for extension of the european patent (deleted)
17Q First examination report despatched

Effective date: 20110314

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 582462

Country of ref document: AT

Kind code of ref document: T

Effective date: 20121115

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 60342481

Country of ref document: DE

Representative=s name: HOFFMANN - EITLE, DE

Ref country code: DE

Ref legal event code: R082

Ref document number: 60342481

Country of ref document: DE

Representative=s name: HOFFMANN - EITLE PATENT- UND RECHTSANWAELTE PA, DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

RAP2 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: TELEFONAKTIEBOLAGET L M ERICSSON (PUBL)

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 60342481

Country of ref document: DE

Effective date: 20130103

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 582462

Country of ref document: AT

Kind code of ref document: T

Effective date: 20121031

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20121031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130211

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130228

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130131

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20130801

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 60342481

Country of ref document: DE

Effective date: 20130801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130630

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130630

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130603

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130603

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20030603

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20160627

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20160628

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20160628

Year of fee payment: 14

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 60342481

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20170603

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20180228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170603

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180103

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170630