EP1361777A2 - Ein Kommunikationsprotokoll über Vorrichtungen hinweg - Google Patents
Ein Kommunikationsprotokoll über Vorrichtungen hinweg Download PDFInfo
- Publication number
- EP1361777A2 EP1361777A2 EP03010476A EP03010476A EP1361777A2 EP 1361777 A2 EP1361777 A2 EP 1361777A2 EP 03010476 A EP03010476 A EP 03010476A EP 03010476 A EP03010476 A EP 03010476A EP 1361777 A2 EP1361777 A2 EP 1361777A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- data
- port
- time period
- network devices
- sending
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/66—Arrangements for connecting between networks having differing types of switching systems, e.g. gateways
Definitions
- the field of the present invention is network devices that allow for data to be received and transmitted on a network. More specifically, the present invention is directed to network devices that may be chained together to provide higher port densities and to low-cost network devices.
- the present invention relates to a method and an apparatus for across-device communications. This across-device communication allows for the network devices to act as one switch assembly and allows for data to be received, examined and transmitted to the appropriate destinations.
- a switch is defined as a network component that receives incoming data, stores the data temporarily, and sends the data back out another port.
- the switch determines a destination address from the incoming data and sends the data to a port or ports associated with the destination address.
- multiple network devices or switches may be tied together. For example, suppose a particular chip housing the switch has an 8 fast Ethernet ports and 2 gigabit ports. In order to provide a switch assembly with a greater port density, perhaps having 16+4, or 24+6 or 36+8 port system, two, three or four chips, respectively, must be interconnected to provide such functionality. As such, many switches also have at least one expansion port so that multiple chips can be chained together.
- SerDes is a module that provides fast serial communication between two chips, where SerDes stands for serialization / deserialization.
- SerDes stands for serialization / deserialization.
- IPG inter packet gap
- the network devices act as if it were transmitting a frame across chip continuously. Thus, even when there is no frame data to transmit across chip, the transmission signal will still be asserted and an idle pattern will be attached in the transmission field. This approach solves both the bandwidth and the minimum frame requirement associated with using SerDes in inter chip communications.
- a method for communicating data between network devices is disclosed.
- a transmission signal is sent over a port of one of the network devices, where the port is in communication with other network devices of the network devices.
- a data frame is also sent over the port.
- the transmission signal and the data frame are sent for a fixed byte time period and at least one idle pattern is included with the data frame when a time required to send all data present is less than the fixed byte time period.
- the method can also include sending a transmission clock over the port wherein the transmission clock is used to determine when the fixed byte time period has elapsed.
- the fixed byte time period may be a 512, 1024, or 2048 byte time period.
- the method can also provide an effective bandwidth across the network devices of approximately 1 Gigabit per second.
- the transmission signal and data frame may be sent through a Gigabit media independent interface or through a SerDes module that takes a signal from the Gigabit media independent interface and transfers the signal into a differential pair signal.
- a network device capable of communicating data between other network devices.
- the device includes at least one data port interface, supporting at least one data port transmitting and receiving data, at least one media access controller in communication with the plurality of data port interfaces and a SerDes module, that receives a signal from the at least one media access controller and transfers the signal into a differential pair signal.
- the at least one media access controller is configured to employ a Gigabit media independent interface and the at least one media access controller and the SerDes module are configured to send a data frame for a fixed byte time period, where the data frame may include at least one idle pattern when a time required to send all data present is less than the fixed byte time period.
- the plurality of data port interfaces may be a first set of data port interfaces and a second data port interfaces, where the first and second sets of data port interfaces support transmitting and receiving data at different rates.
- the SerDes module may have four channels, with each of the four channels receives a digital signal and transfers the digital signal into a differential pair signal.
- the network device may also have at least one of a packet buffer, an address management module and a serial management module.
- Fig. 1 illustrates a functional block diagram of portions of a network switch according to one embodiment of the present invention
- Fig. 2(a) illustrates a functional block diagram of the general Gigabit Media Access Controller (GMAC) and Fig. 2(b) illustrates a functional block diagram of the SerDes GMAC;
- GMAC General Gigabit Media Access Controller
- Fig. 3 illustrates an embodiment of a 24+6 system using three switches chained together
- Fig. 4 illustrates a functional block diagram of a SerDes module
- Fig. 5 illustrates the timing associated with the standard Gigabit Media Independent Interface (GMII).
- Fig. 6 illustrates the timing associated with a Gigabit Media Independent Interface (GMII) according to one embodiment of the present invention.
- GMII Gigabit Media Independent Interface
- an 8+2 switch i.e. having 8 fast Ethernet ports and 2 Gigabit Ethernet ports, has the capacity to be connected to other similar switches.
- a functional block diagram illustrating some aspects of such a switch is provided in Fig. 1.
- Packet data can be received or transmitted through the 10/100 transceiver 107 connected to the 10/100 Media Access Controller (MAC) 106 in the case of the 8 fast Ethernet ports and through the 10/100/1000 Physical Layer (PHY) 108 and the Gigabit Media Access Controller (GMAC)/MAC 101 modules in the case of the 2 gigabit Ethernet ports.
- the SerDes module 109 has its own SerDes GMAC 102 that facilitates communication through the SerDes module.
- Fig. 2(a) illustrates the general GMAC 101, having a transmit MAC and a receive MAC that communication with the physical layer 108.
- the SerDes GMAC 102 has a similar general GMAC 301, having a transmit MAC 303 and a receive MAC 302.
- the output of the transmit MAC is received by a module 305 that encodes data and sends the data to the SerDes module 109.
- the SerDes module send data to a module 304 that decodes data and sends the data to the receive MAC 302.
- the 8+2 switch can also have a packet buffer 103, an address management module 104, as well as a serial management module 105, all illustrated in Fig. 1. It should be understood that the present invention is not limited to such an 8+2 switch, but the use of such a switch is important because it is just such types of switches that are often combined to provide a switch assembly with greater utility and port density.
- Such a switch also has one expansion port so that we can chain the switches together to make a 16+4, a 24+6 or 36+8 system.
- Fig. 3 illustrates the chaining together of three switches or chips 200, 201 & 202, through their expansion ports to make a 24+6 system. Although the figure provides for such an interconnection through the illustrated ring structure, other interconnection schemes are also possible.
- SerDes is a module that provides fast serial communication between two chips.
- the general CMOS standard cell has difficulty driving a signal at speeds higher than 166Mhz and usually has a very limited transmission distance. Because of the Digital Signal Processor (DSP) and analogy circuit design inside the Serdes module, it can drive signals across chips via PCB for long distances at 1 Gigabit per second.
- DSP Digital Signal Processor
- a 1 Gigabit quad SerDes module is the most cost efficient solution.
- Fig. 4 provides a block diagram for SerDes module, according to one embodiment of the present invention.
- the SerDes module illustrated provides for four channels that send and receive data through the GMII interface and shuttle that data to and from the analog channels.
- the SerDes module takes 125Mhz, 16 bit GMII interface signal and transfers the signal to 1 Gigabit per second differential pair signal. In order to provide the needed 2.2 Gigabit per second throughput, up to three 1 Gigabit per second SerDes channels must be used.
- the GMII interface is a standard way for Gigabit MAC to interconnect with Gigabit PHY, and includes both transmit and receive sides.
- the major related signals are tx_en, txd[7:0] and txclk, i.e transmission enable, transmission data and transmission clock.
- the major related signals are rx_dv, rxd[7:0] and rxclk, relating to the enable, transmission and clock on the receiving side.
- the GMII interface is provided in the IEEE802.3 standard and all specific details of the interface need not be restated herein.
- txen is asserted when transmitting a frame. Together with txen, a Start of Delimiter Frame (SDF), as a identifier for the beginning of transmitting a frame, is transmitted. Then, the Destination MAC address (DA), followed by the Source MAC address (SA), is sent and then the data fields are sent. At the end of the frame, a Cyclic Redundancy Check (CRC) is attached to detect any data corruption. After that, it is necessary to wait for a 96bit time before the next frame can be transmitted, to comply with the standard.
- This Inter Packet Gap IPG is necessary because the interface is connecting to a shared medium. Additionally, in full duplex, the internal First-In, First-Out (FIFO) of the PHY will be subject to jitter if the time of transmission is not limited.
- three SerDes channels are used as a layer 1 device to transmit a frame across the devices.
- the minimum frame size on expansion port of the individual switches is 64byte. Since the frame on the expansion port has to be divided into three channels for such an embodiment, it will make the minimum frame side on the SerDes channel be 64/3 bytes. However, this violates the GMII standard, where the GMII standard requires 64 byte as the minimum frame side, and the SerDes module can not function properly under this situation.
- a txen is asserted for a fixed period of time.
- the default period of asserting txen can be 1024 byte time, especially for the embodiment illustrated in Fig. 3. It can also be set as a 512 byte time or a 2048 byte time.
- the only time txen is not asserted is after the fixed period of time of txen.
- the above-discussed configuration of the invention is, in one embodiment, embodied on a semiconductor substrate, such as silicon, with appropriate semiconductor manufacturing techniques and based upon a circuit layout which would, based upon the embodiments discussed above, be apparent to those skilled in the art.
- a person of skill in the art with respect to semiconductor design and manufacturing would be able to implement the various modules, interfaces, and components, etc. of the present invention onto a single semiconductor substrate, based upon the architectural description discussed above. It would also be within the scope of the invention to implement the disclosed elements of the invention in discrete electronic components, thereby taking advantage of the functional aspects of the invention without maximizing the advantages through the use of a single semiconductor substrate.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Communication Control (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Time-Division Multiplex Systems (AREA)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US37866702P | 2002-05-09 | 2002-05-09 | |
US378667P | 2002-05-09 | ||
US163361 | 2002-06-07 | ||
US10/163,361 US8190766B2 (en) | 2002-05-09 | 2002-06-07 | Across-device communication protocol |
Publications (3)
Publication Number | Publication Date |
---|---|
EP1361777A2 true EP1361777A2 (de) | 2003-11-12 |
EP1361777A3 EP1361777A3 (de) | 2004-01-02 |
EP1361777B1 EP1361777B1 (de) | 2006-07-19 |
Family
ID=29254081
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP03010476A Expired - Fee Related EP1361777B1 (de) | 2002-05-09 | 2003-05-09 | Ein synchrones Kommunikationsprotokoll für asynchrone Vorrichtungen |
Country Status (3)
Country | Link |
---|---|
US (1) | US8190766B2 (de) |
EP (1) | EP1361777B1 (de) |
DE (1) | DE60306841T2 (de) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004023731A1 (en) | 2002-09-06 | 2004-03-18 | Infineon Technologies Ag | Configurable fast ethernet and gigabit ethernet data port |
TW200845686A (en) * | 2007-05-04 | 2008-11-16 | Realtek Semiconductor Corp | Network device and transmission method thereof |
TWI530137B (zh) * | 2010-11-03 | 2016-04-11 | 愛特梅爾公司 | 用於在一無線網路節點間傳輸資料之收發器及方法 |
DE102010050118B4 (de) * | 2010-11-03 | 2018-03-22 | Atmel Corp. | Sende-Empfangs-Vorrichtung und Verfahren zur Übertragung von Daten zwischen Knoten eines Funknetzes |
CN102447639B (zh) * | 2012-01-17 | 2016-03-09 | 华为技术有限公司 | 一种策略路由方法及装置 |
DE102014200101A1 (de) * | 2014-01-08 | 2015-07-09 | Bayerische Motoren Werke Aktiengesellschaft | Switch-Anschlussvorrichtung für ein Kraftfahrzeug-Kommunikationsnetzwerk |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4945548A (en) * | 1988-04-28 | 1990-07-31 | Digital Equipment Corporation | Method and apparatus for detecting impending overflow and/or underrun of elasticity buffer |
US5907566A (en) * | 1997-05-29 | 1999-05-25 | 3Com Corporation | Continuous byte-stream encoder/decoder using frequency increase and cyclic redundancy check |
WO2001093052A2 (en) * | 2000-05-31 | 2001-12-06 | Broadcom Corporation | Multiprotocol computer bus interface adapter and method |
WO2001095565A2 (en) * | 2000-06-02 | 2001-12-13 | Inrange Technologies Corporation | Address conversion method and device in a fibre channel switch |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4679191A (en) * | 1983-05-04 | 1987-07-07 | Cxc Corporation | Variable bandwidth switching system |
US4597077A (en) * | 1983-05-04 | 1986-06-24 | Cxc Corporation | Integrated voice/data/control switching system |
US4726013A (en) * | 1985-01-28 | 1988-02-16 | Iwatsu Electric Co., Ltd. | Time division multiplex telecommunications system and method for a key telephone system or the like |
JPS6315351A (ja) * | 1986-07-07 | 1988-01-22 | Matsushita Graphic Commun Syst Inc | マルチポイント・デ−タ転送方式 |
JPH04214290A (ja) | 1990-12-12 | 1992-08-05 | Mitsubishi Electric Corp | 半導体記憶装置 |
US5517499A (en) * | 1992-05-28 | 1996-05-14 | Telefonaktiebolaget Lm Ericsson | Method and an arrangement for synchronizing two or more communication networks of the time multiplex type |
US5555398A (en) | 1994-04-15 | 1996-09-10 | Intel Corporation | Write back cache coherency module for systems with a write through cache supporting bus |
JP2991046B2 (ja) * | 1994-07-22 | 1999-12-20 | 三菱電機株式会社 | マスタ−スレ−ブ間通信方式 |
US5619497A (en) * | 1994-12-22 | 1997-04-08 | Emc Corporation | Method and apparatus for reordering frames |
US6003064A (en) * | 1996-02-22 | 1999-12-14 | Fujitsu Limited | System and method for controlling data transmission between network elements |
DE59706123D1 (de) * | 1996-04-18 | 2002-02-28 | Siemens Ag | Verfahren zur steuerung des zugriffs auf einen von mehreren datenquellen gemeinsam benutzten übertragungskanal |
US5898687A (en) | 1996-07-24 | 1999-04-27 | Cisco Systems, Inc. | Arbitration mechanism for a multicast logic engine of a switching fabric circuit |
US5825768A (en) * | 1996-09-30 | 1998-10-20 | Motorola, Inc. | Interface for an asymmetric digital subscriber line transceiver |
US5948060A (en) * | 1997-01-24 | 1999-09-07 | International Business Machines Corporation | Speeding-up communication rates on links transferring data structures by a method of handing scatter/gather of storage blocks in commanded computer systems |
US6175902B1 (en) | 1997-12-18 | 2001-01-16 | Advanced Micro Devices, Inc. | Method and apparatus for maintaining a time order by physical ordering in a memory |
JP3214466B2 (ja) * | 1998-04-07 | 2001-10-02 | 日本電気株式会社 | 移動通信システム及びその通信制御方法並びにそれに用いる基地局及び移動局 |
US20020018259A1 (en) * | 1998-05-08 | 2002-02-14 | Hait John N. | Synchronization pulse for the enhancement of the OTDM |
US6523058B1 (en) * | 1998-09-29 | 2003-02-18 | Stmicroelectronics Inc. | State machine driven transport protocol interface |
US6373823B1 (en) * | 1999-01-28 | 2002-04-16 | Qualcomm Incorporated | Method and apparatus for controlling transmission power in a potentially transmission gated or capped communication system |
US6775328B1 (en) * | 1999-08-11 | 2004-08-10 | Rambus Inc. | High-speed communication system with a feedback synchronization loop |
US7596139B2 (en) * | 2000-11-17 | 2009-09-29 | Foundry Networks, Inc. | Backplane interface adapter with error control and redundant fabric |
US6768721B1 (en) * | 2001-10-26 | 2004-07-27 | Networks Associates Technology, Inc. | Method and apparatus for monitoring different channels in an IEEE 802.11 wireless LAN |
-
2002
- 2002-06-07 US US10/163,361 patent/US8190766B2/en active Active
-
2003
- 2003-05-09 DE DE60306841T patent/DE60306841T2/de not_active Expired - Lifetime
- 2003-05-09 EP EP03010476A patent/EP1361777B1/de not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4945548A (en) * | 1988-04-28 | 1990-07-31 | Digital Equipment Corporation | Method and apparatus for detecting impending overflow and/or underrun of elasticity buffer |
US5907566A (en) * | 1997-05-29 | 1999-05-25 | 3Com Corporation | Continuous byte-stream encoder/decoder using frequency increase and cyclic redundancy check |
WO2001093052A2 (en) * | 2000-05-31 | 2001-12-06 | Broadcom Corporation | Multiprotocol computer bus interface adapter and method |
WO2001095565A2 (en) * | 2000-06-02 | 2001-12-13 | Inrange Technologies Corporation | Address conversion method and device in a fibre channel switch |
Also Published As
Publication number | Publication date |
---|---|
EP1361777B1 (de) | 2006-07-19 |
DE60306841T2 (de) | 2007-02-22 |
DE60306841D1 (de) | 2006-08-31 |
EP1361777A3 (de) | 2004-01-02 |
US20030212815A1 (en) | 2003-11-13 |
US8190766B2 (en) | 2012-05-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6061362A (en) | Interface for a highly integrated ethernet network element | |
US7787387B2 (en) | Auto-selection of SGMII or SerDes pass-through modes | |
US8385237B2 (en) | Method and system for simplex or duplex transmission mode of an ethernet link in an energy efficient network | |
US5729546A (en) | Expandable communication cell bus for multiplexing and concentrating communication cell traffic onto high speed lines | |
EP2184891B1 (de) | Verfahren und System für Übergänge mit geringem Latenzstatus zur Energieeffizienz | |
EP2184890B1 (de) | Verfahren und System zur Steuerung der Energieeffizienz und zugehörige Richtlinien in einer physischen Schichtvorrichtung | |
CA2450825C (en) | Protocol independent transmission using a 10 gigabit attachment unit interface | |
US7782888B2 (en) | Configurable ports for a host ethernet adapter | |
US6266334B1 (en) | Method for optimizing acknowledge packet rate | |
US8259748B2 (en) | Multiple channels and flow control over a 10 Gigabit/second interface | |
EP2003823B1 (de) | Autonegotiation über eine Schnittstelle für die kein Autonegotiationsstandard existiert | |
US7672326B1 (en) | Serial media independent interface with double data rate | |
US20070153822A1 (en) | Media Access Control Device for High Efficiency Ethernet Backplane | |
CA2270094C (en) | Parallel backplane physical layer interface with scalable data bandwidth | |
US8306070B2 (en) | Method and system for speed negotiation for twisted pair links using intelligent E-FIFO in fibre channel systems | |
JP2825140B2 (ja) | 複数チャネルを備えたトークン・リング | |
EP0963080B1 (de) | Netzwerk-Sende-Empfänger mit medienunabhängiger Schnittstelle | |
US8190766B2 (en) | Across-device communication protocol | |
US6363432B1 (en) | Media independent interface between IEEE 802.3 (ethernet) based physical layer devices | |
US6690670B1 (en) | System and method for transmission between ATM layer devices and PHY layer devices over a serial bus | |
US20020178291A1 (en) | Minimal latency serial media independent interface to media independent interface converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL LT LV MK |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL LT LV MK |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: 7G 06F 13/12 A |
|
17P | Request for examination filed |
Effective date: 20040702 |
|
AKX | Designation fees paid |
Designated state(s): DE FR GB |
|
17Q | First examination report despatched |
Effective date: 20041216 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RTI1 | Title (correction) |
Free format text: A SYNCHRONOUS COMMUNICATION PROTOCOL FOR ASYNCHRONOUS DEVICES |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 60306841 Country of ref document: DE Date of ref document: 20060831 Kind code of ref document: P |
|
ET | Fr: translation filed | ||
RAP2 | Party data changed (patent owner data changed or rights of a patent transferred) |
Owner name: BROADCOM CORPORATION |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20070420 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: CA |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20130604 Year of fee payment: 11 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20150130 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140602 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20160531 Year of fee payment: 14 Ref country code: GB Payment date: 20160527 Year of fee payment: 14 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 60306841 Country of ref document: DE Representative=s name: BOSCH JEHLE PATENTANWALTSGESELLSCHAFT MBH, DE Ref country code: DE Ref legal event code: R081 Ref document number: 60306841 Country of ref document: DE Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE., SG Free format text: FORMER OWNER: BROADCOM CORP., IRVINE, CALIF., US |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E Free format text: REGISTERED BETWEEN 20171005 AND 20171011 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 60306841 Country of ref document: DE |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20170509 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20171201 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170509 |