EP1277280A1 - Method and apparatus for a gated oscillator in digital circuits - Google Patents

Method and apparatus for a gated oscillator in digital circuits

Info

Publication number
EP1277280A1
EP1277280A1 EP00917235A EP00917235A EP1277280A1 EP 1277280 A1 EP1277280 A1 EP 1277280A1 EP 00917235 A EP00917235 A EP 00917235A EP 00917235 A EP00917235 A EP 00917235A EP 1277280 A1 EP1277280 A1 EP 1277280A1
Authority
EP
European Patent Office
Prior art keywords
circuit
region
output
operating point
unstable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP00917235A
Other languages
German (de)
French (fr)
Inventor
Jurianto The Centre for Wireless Commun. JOE
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National University of Singapore
Original Assignee
National University of Singapore
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National University of Singapore filed Critical National University of Singapore
Publication of EP1277280A1 publication Critical patent/EP1277280A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/313—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of semiconductor devices with two electrodes, one or two potential barriers, and exhibiting a negative resistance characteristic
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/313—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of semiconductor devices with two electrodes, one or two potential barriers, and exhibiting a negative resistance characteristic
    • H03K3/315—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of semiconductor devices with two electrodes, one or two potential barriers, and exhibiting a negative resistance characteristic the devices being tunnel diodes

Definitions

  • the present invention relates to oscillators and more particularly to gated oscillators.
  • Oscillators have a wide range of uses, For example, microprocessor operation is synchronized by the periodic timing signals provided by an oscillator. Digital tachometers and digital speedometers in an automobile require a precision, reference to provide accurate read-outs. Medical devices such as pacemakers require an accurate pulse generator to ensure proper rhythmic stimulation of the heart.
  • a gated oscillator is an oscillator that starts or stops oscillating by an enabling signal.
  • oscillations are produced by periodically charging and discharging a capacitor between first and second voltage levels when the oscillator is enabled. If it is disabled, the oscillations are stopped by preventing the capacitor from periodically charging and discharging,
  • the capacitor will continue to discharge past the first voltage level toward the lower power supply voltage when the oscillation is stopped.
  • the oscillator is enabled, a certain amount of time is needed to charge the capacitor from lower power supply voltage to the first voltage level and then to the second voltage level, whereupon oscillatory behavior ensues,
  • the delay in charging the capacitor from the lower power supply voltage to the first voltage level causes the first pulse in the pulse train to be wider than the rest of the pulses. This error is undesirable in applications which require and expect predictable pulse widths.
  • the error can be substantially corrected if extra circuitry is added to prevent the capacitor from discharging past the first voltage level.
  • Gated oscillators have many applications in digital circuits.
  • Gad oscillator emulates a flip-flop
  • a gated oscillator circuit is described in a flip-flop configuration.
  • Oscillator meets three requirements
  • a gated oscillator is described for use in clock circuit as the clocking source in a digital application.
  • a simplistic gated oscillator circuit can be built using an AND logic gate.
  • An enable signal is applied to one of its terminals and a continuous free running oscillator is applied to the other terminal, The output produces the desired gated oscillations.
  • This prior art gated oscillator requires an external continuous free running oscillator.
  • a problem with this design is the inability of the enable signal to synchronize with the free running oscillator, thus producing indeterminate behavior,
  • Another problem is that the free running oscillation fixes the frequency and duty cycle of the gated oscillator output.
  • the free running oscillator is continually running, even when the enable signal is removed. Consequently, there is unnecessary consumption of power.
  • a method for generating pulses in a digital circuit includes providing a circuit having a variable operating point.
  • the circuit is defined by a transfer function characterized by having an unstable operating region bounded by a first stable operating region and a second stable operating region,
  • the circuit produces oscillatory output when its operating point is moved into the unstable region.
  • the circuit produces a non- oscillatory output when its operating point is placed into either of the first and second stable regions.
  • the method further includes forcing the operating point into the unstable region to produce oscillatory output.
  • the method further includes forcing the operating point into one of the stable regions in order to terminate oscillations,
  • a gated oscillator circuit in accordance with the invention includes a circuit having a transfer function defined by an unstable operating region bounded by a first stable operating region and by a second stable operating region.
  • the transfer function defines a set of operating points.
  • the circuit is adapted to produce oscillatory output when the operating point is positioned in the unstable region.
  • the circuit is further adapted to produce a non-oscillatory output when its operating point is positioned in either of the first and second stable regions.
  • a function generator which selectively produces an output of a first level and an output of a second level is coupled to the circuit as an input signal.
  • the operating point is forced into the unstable region when the function generator output is at the first level. This level is called an enable signal.
  • the operating point is forced into one of the stable regions when the function generator output is at its second output level. This level is referred to as a disable signal.
  • the invention requires only the application of an enable signal to enable oscillations or a disable signal to terminate oscillations.
  • the inventive circuit is advantageous in that its oscillations start and stop substantially instantaneously. There are no transients between the ON and OFF state of the oscillator. Another advantage is that the period of the first cycle of oscillation during an ON period is the same as the subsequent cycles in that ON period. There is no need for additional supporting circuit elements or special circuits for maintaining standby levels in the capacitor.
  • the circuit does not require any external free running oscillation.
  • the circuit will generate its own oscillation.when triggered by the enable signal.
  • the circuit is inherently synchronized with the enable signal.
  • Figs. 1 A - 1C show how the present invention obviates the need for a clock in conventional clocked digital circuit designs.
  • Fig, 2 illustrates generally the transfer function of a circuit used in Figs, lb and lc.
  • Fig. 3 illustrates schematically a circuit arrangement for forcing the operating point between stable and unstable regions.
  • Figs. 4 - 6 are examples of circuit configurations in accordance with the invention.
  • Fig. 7 illustrates measurements taken from a circuit constructed in accordance with the invention.
  • FIG. 1 A a typical digital circuit such as the illustrated dual slope analog-to-dig ⁇ tal converter is shown, VR is a referenced voltage and V A is an analog voltage to be converted to a digital representation.
  • the output of integrator 110 is an analog waveform that contains information of the amplitude of V A with respect to VR.
  • a comparator that converts this analog waveform to an enable signal and AND gate combination 112 that receives an external clocking signal together produce a gated oscillation output 114 which drives the counter.
  • Fig. IB shows how a gated oscillator 100 in accordance with the present invention can be used to replace the conventional gated clock generation circuit 112 of conventional digital circuits.
  • Fig. 1C generally, the clock input of most conventional digital circuits can be driven by the gated oscillator circuit of the present invention.
  • inventive oscillator It is understood that digital circuits encompass a wide range of applications, The invention is therefore not limited to any one particular digital circuit. Rather, the invention relates to digital circuits having a clock/oscillation generation function provided by the circuit disclosed hereinbelow.
  • gated oscillator circuits in accordance with the present invention exhibit a transfer function whose curve has a generally N-shaped appearance.
  • the "transfer function" of a circuit refers to the relationship between any two state variables of that circuit
  • electronic circuits are typically characterized by their I-V curves, the two state variables being current (I) and voltage (V).
  • I current
  • V voltage
  • Such curves indicate how one state variable (e.g., current, I) changes as the other state variable (voltage, V) varies.
  • a transfer function curve 202 includes a portion which lies within a region 204, referred to herein as an "unstable" region.
  • the unstable region is bounded on either side by regions 206 and 208, each of which is herein referred to as the "stable" region.
  • portions of the transfer function curve 202 also lie in the stable regions.
  • a circuit in accordance with the invention has an associated "operating point" which is defined as its location on the transfer function 202.
  • Fig. 2 shows three operating point positions, 210, 210 s , and 210".
  • the nature of the output of the circuit depends on the location of the operating point along the transfer function. If the operating point is positioned along the portion 214 of the transfer function that lies within region 204, the output of the circuit will exhibit an oscillatory behavior. Hence, the region 204 in which this portion of the transfer function is found is referred to as an unstable region. If the operating point is positioned along the portions 216, 218 of the transfer function that lie within either of regions 206 and 208, the output of the circuit will exhibit a generally time-varying but otherwise non-oscillatory behavior. For this reason, regions 206 and 20S are referred to as stable regions.
  • circuit 302 having an input defined by terminals 303 and 305.
  • An inductive element 304 is coupled to terminal 305.
  • a function generator 310 is coupled between the other end of inductive element 304 and terminal 303 of circuit 302, thus completing the circuit.
  • circuit 302 has a transfer function which appears N-shaped.
  • circuit 302 is characterized in that its operating point can moved into and out of the unstable region 204 depending on the level of the output V s of function generator 310, This action controls the onset of oscillatory behavior, and cessation of such oscillatory behavior, at the output V ou t of circuit 302. Forcing the operation point to be on a portion of the transfer function that lies in the unstable region 204 will result in oscillatory behavior. Forcing the operating point to lie on the transfer function found in one of the stable regions 206, 08 will result in non-oscillatory behavior.
  • An example of a circuit that exhibits the N-shaped transfer function is an operation amplifier (op-amp) configured with a feedback resistor between the op-amp output and its non-inverting input.
  • Fig.4 shows such a circuit 400.
  • An op-amp 402 includes a positive feedback path wherein the op-amp's output V wt feeds back to its non- inverting input via feedback resistor 408 having a resistance R f , A portion of the output voltage of op-amp 402 is provided to its inverting input.
  • Fig, 4 shows a voltage dividing circuit comprising resistors 404 and 406, having respectively resistances Rj and R 2 , to supply a portion of the op-amp output back to its inverting input.
  • Completing the circuit is an inductor 410 and function generator 310 coupled in series between the non-inverting input of op-amp 402 and ground.
  • a typical off-the-shelf op-amp can be used, such as the commonly available LM-358 op-amp.
  • circuit 500 comprises a tunnel diode 502 coupled to function generator 310 through inductive element 1 .
  • the output V ovrt is taken across resistor 504, which is coupled between the other end of diode 502 and ground.
  • VdP Van der Pol
  • x and v are the state variables of the VdP oscillator
  • Z and ⁇ are parameters of the VdP oscillator
  • f(t) is a time varying forcing function that is controllable and can be used to move the operating point of the VdP oscillator
  • ⁇ (x) is a cubic function of variable x.
  • ⁇ (x) is the key for establishing a controllable VdP oscillator.
  • Equations (1) and (2) relate to the circuit of Fig.4 by replacing variables x and >> respectively with and / to represent physical variables that are commonly used in a circuit design.
  • Parameter C in Eq, (4) represents a small parasitic capacitor 420 across the voltage V, shown in Fig. 4 by phantom lines.
  • V s is the time varying voltage source of function generator 310 which acts as forcing function.
  • the negative sloped segment is said to lie in unstable region 204 as is operating point 210.
  • the operating point 210 1 , 210" is on a positive sloped segment, a non-oscillatory output is observed.
  • the positive segments are said to lie in stable regions 206, 208,
  • the operating point 210 can be moved along the transfer function by changing the output V s of function generator 310 as it is applied to the input of circuit 400.
  • the operating point can be moved into unstable region 204 when an enable signal is provided by the function generator.
  • the operating point can be moved out of the unstable region and into one of the stable regions 206, 208 by the application of a disable signal,
  • the resulting behavior of circuit 400 is that of a gated oscillator.
  • Fig, 6 shows yet another embodiment of the gated oscillator of the invention.
  • a function generator 10 provide a variable voltage signal V s . This signal feeds through inductor 410 into a first inverter 602, The output of inverter 602 is coupled to a second inverter 604, The output of inverter 604 is taken across resistor 608 to provide output V ou t- feedback path from the output of inverter 604 to the input of inverter 602 is provided via resistor 606.
  • Trace 1 is the output V s of function generator 310 as applied to the input of circuit 400.
  • a first portion of the trace constitutes the ENABLE signal.
  • the function generator output is a digital waveform
  • a typical digital waveform is a square wave such as shown in Fig. 7. It is noted that typically, the digital waveform will be asymmetric along the time axis, since the periods of ON time and OFF time will depend on the nature of the particular application of the gated oscillator.
  • Trace 2 is the output voltage V out of circuit 400.
  • the circuit begins to oscillate when an enable signal is received. The oscillations continue for the duration of the enable signal. It can be further seen that the first period Ti of the first cycle has the same duration as each of the remaining cycles, T 2 .
  • the pulse width can be varied by changing the circuit parameters R f , Ri, and R 2 or the op-amp DC bias Vcc. When the disable signal is received, the circuit stops oscillating instantaneously.
  • the location of the operating point along fhe transfer curve in the unstable region affects the period of oscillations of the output of circuit 400.
  • the location of the operating point within the unstable region can be determined by adjusting the level of the forcing function. It can be se ⁇ n, therefore, that different oscillation periods can be attained from circuit 400 by applying an enable signal of different levels.
  • the gated oscillator of the invention can thus be made to produce different pulse widths by the use of a function generator in which the level of the enable signal can be controlled.
  • the invention described herein uses an unconventional method of controlling the operating point of a VdP oscillator to provide a significantly simplified digital circuit design which obviates the need for a clock circuit.
  • the inventive circuit does not need additional supporting components.
  • the invention obviates the need for a charging and a discharging capacitor for generating pulses.
  • the invention dispenses with fhe support circuitry conventionally required to maintain capacitor potential when oscillation is stopped.
  • the invention requires only that an enabling signal be provided to "force" the VdP oscillator to oscillate and a disabling signal to stop oscillations. These signals can be readily generated by any of a number of known circuit designs.
  • the inventive gated oscillator circuit is advantageous , in that its oscillations start and stop substantially instantaneously. Consequently, there are no transients between the ON and OFF state of the oscillator. Another advantage is that fhe period of the first cycle of oscillation during an ON period is the same as the subsequent cycles during that ON period.
  • circuit does not require any external free running oscillator.
  • the circuit will generate its own oscillations when triggered by an enable signal. Consequently, this allows for significant reductions in power consumption in digital circuit applications. This is especially advantageous given the low power requirements of many of today's digital applications.
  • the circuit is inherently synchronized with the enable signal.
  • the duty cycle and the frequency of oscillation can be varied.
  • the gated oscillation at the output of the circuit does not overlap with the enable signal and therefore no additional circuitry is required to separate the signals, thus realizing a simplification in the gated oscillator circuitry,

Landscapes

  • Oscillators With Electromechanical Resonators (AREA)
  • Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)

Abstract

A gated oscillator (100) is provided for digital circuits. The gated oscillator is achieved by the unconventional use of controlling the operating point of a Van der Pol oscillator. Oscillations are achieved by Van der Pol self-oscillation behavior. The result is a highly simplified gated oscillator circuit for many digital circuit applications.

Description

METHOD AND APPARATUS FOR A GATED OSCILLATOR IN
DIGITAL CIRCUITS
BACKGROUND OF THE INVENTION The present invention relates to oscillators and more particularly to gated oscillators.
Oscillators have a wide range of uses, For example, microprocessor operation is synchronized by the periodic timing signals provided by an oscillator. Digital tachometers and digital speedometers in an automobile require a precision, reference to provide accurate read-outs. Medical devices such as pacemakers require an accurate pulse generator to ensure proper rhythmic stimulation of the heart.
A gated oscillator is an oscillator that starts or stops oscillating by an enabling signal. In a conventional gated oscillator, such as the one disclosed in U.S. Pat. No. 4,365,212, oscillations are produced by periodically charging and discharging a capacitor between first and second voltage levels when the oscillator is enabled. If it is disabled, the oscillations are stopped by preventing the capacitor from periodically charging and discharging,
Let the first voltage level be lower than the second voltage level. If there is no extra circuitry associated with the capacitor, then the capacitor will continue to discharge past the first voltage level toward the lower power supply voltage when the oscillation is stopped. When the oscillator is enabled, a certain amount of time is needed to charge the capacitor from lower power supply voltage to the first voltage level and then to the second voltage level, whereupon oscillatory behavior ensues, The delay in charging the capacitor from the lower power supply voltage to the first voltage level causes the first pulse in the pulse train to be wider than the rest of the pulses. This error is undesirable in applications which require and expect predictable pulse widths. The error can be substantially corrected if extra circuitry is added to prevent the capacitor from discharging past the first voltage level. This, of course, increases the complexity of the gated oscillator circuitry. Gated oscillators have many applications in digital circuits. In an article entitled "Gated oscillator emulates a flip-flop," published in the March 16, 1995 issue of EDN Magazine, a gated oscillator circuit is described in a flip-flop configuration. In another article entitled "Oscillator meets three requirements," published in the December 3, 1998 issue of EDN Magazine, a gated oscillator is described for use in clock circuit as the clocking source in a digital application.
A design that can be used as a gated oscillator is disclosed in U.S. Pat, No. 5,339,053. A shortcoming of this design, however, is that the enable signal and the gated oscillation are mixed at the circuit's output, Additional external circuitry is therefore required to separate the two signals,
A simplistic gated oscillator circuit can be built using an AND logic gate. An enable signal is applied to one of its terminals and a continuous free running oscillator is applied to the other terminal, The output produces the desired gated oscillations. This prior art gated oscillator requires an external continuous free running oscillator. A problem with this design is the inability of the enable signal to synchronize with the free running oscillator, thus producing indeterminate behavior, Another problem is that the free running oscillation fixes the frequency and duty cycle of the gated oscillator output. Yet another is that the free running oscillator is continually running, even when the enable signal is removed. Consequently, there is unnecessary consumption of power.
There is a need, therefore, for digital circuit design using a gated oscillator circuit which requires reduced support circuitry, It is desirable to provide a design which is energy efficient. There is a need for a design which can provide a tunable oscillation frequency. There is a further for a design that can provide a tunable duty cycle of the oscillation. It is also desirable that the design has an ability to synchronize the onset of oscillatory behavior with the enable signal.
SUMMARY OF THE INVENTION A method for generating pulses in a digital circuit includes providing a circuit having a variable operating point. The circuit is defined by a transfer function characterized by having an unstable operating region bounded by a first stable operating region and a second stable operating region, The circuit produces oscillatory output when its operating point is moved into the unstable region. The circuit produces a non- oscillatory output when its operating point is placed into either of the first and second stable regions. The method further includes forcing the operating point into the unstable region to produce oscillatory output. The method further includes forcing the operating point into one of the stable regions in order to terminate oscillations,
A gated oscillator circuit in accordance with the invention includes a circuit having a transfer function defined by an unstable operating region bounded by a first stable operating region and by a second stable operating region. The transfer function defines a set of operating points. The circuit is adapted to produce oscillatory output when the operating point is positioned in the unstable region. The circuit is further adapted to produce a non-oscillatory output when its operating point is positioned in either of the first and second stable regions. A function generator, which selectively produces an output of a first level and an output of a second level is coupled to the circuit as an input signal. The operating point is forced into the unstable region when the function generator output is at the first level. This level is called an enable signal. The operating point is forced into one of the stable regions when the function generator output is at its second output level. This level is referred to as a disable signal.
Consequently, the invention requires only the application of an enable signal to enable oscillations or a disable signal to terminate oscillations. The inventive circuit is advantageous in that its oscillations start and stop substantially instantaneously. There are no transients between the ON and OFF state of the oscillator. Another advantage is that the period of the first cycle of oscillation during an ON period is the same as the subsequent cycles in that ON period. There is no need for additional supporting circuit elements or special circuits for maintaining standby levels in the capacitor. The circuit does not require any external free running oscillation. The circuit will generate its own oscillation.when triggered by the enable signal. The circuit is inherently synchronized with the enable signal. By tuning the circuit parameter, without changing the circuit configuration, the duty cycle and the frequency of oscillation can be varied. The gated oscillation at the output of the circuit is not overlapping with the enable signal and therefore no additional circuit is required to separate them.
BRIEF DESCRIPTION OF THE DRAWINGS
Figs. 1 A - 1C show how the present invention obviates the need for a clock in conventional clocked digital circuit designs.
Fig, 2 illustrates generally the transfer function of a circuit used in Figs, lb and lc. Fig. 3 illustrates schematically a circuit arrangement for forcing the operating point between stable and unstable regions.
Figs. 4 - 6 are examples of circuit configurations in accordance with the invention. Fig. 7 illustrates measurements taken from a circuit constructed in accordance with the invention.
DESCRIPTION OF THE SPECIFIC EMBODIMENTS Referring to Fig. 1 A, a typical digital circuit such as the illustrated dual slope analog-to-digϊtal converter is shown, VR is a referenced voltage and VA is an analog voltage to be converted to a digital representation. The output of integrator 110 is an analog waveform that contains information of the amplitude of VA with respect to VR. A comparator that converts this analog waveform to an enable signal and AND gate combination 112 that receives an external clocking signal together produce a gated oscillation output 114 which drives the counter.
Fig. IB shows how a gated oscillator 100 in accordance with the present invention can be used to replace the conventional gated clock generation circuit 112 of conventional digital circuits. As shown in Fig, 1C, generally, the clock input of most conventional digital circuits can be driven by the gated oscillator circuit of the present invention. The discussion which follows will focus on the inventive oscillator. It is understood that digital circuits encompass a wide range of applications, The invention is therefore not limited to any one particular digital circuit. Rather, the invention relates to digital circuits having a clock/oscillation generation function provided by the circuit disclosed hereinbelow.
Referring to Fig.2, gated oscillator circuits in accordance with the present invention exhibit a transfer function whose curve has a generally N-shaped appearance. For the purposes of the present invention, the "transfer function" of a circuit refers to the relationship between any two state variables of that circuit For example, electronic circuits are typically characterized by their I-V curves, the two state variables being current (I) and voltage (V). Such curves indicate how one state variable (e.g., current, I) changes as the other state variable (voltage, V) varies. As can be seen in Fig.2, a transfer function curve 202 includes a portion which lies within a region 204, referred to herein as an "unstable" region. The unstable region is bounded on either side by regions 206 and 208, each of which is herein referred to as the "stable" region. As can be seen in Fig. 2, portions of the transfer function curve 202 also lie in the stable regions.
A circuit in accordance with the invention has an associated "operating point" which is defined as its location on the transfer function 202. Fig. 2 shows three operating point positions, 210, 210s, and 210". The nature of the output of the circuit depends on the location of the operating point along the transfer function. If the operating point is positioned along the portion 214 of the transfer function that lies within region 204, the output of the circuit will exhibit an oscillatory behavior. Hence, the region 204 in which this portion of the transfer function is found is referred to as an unstable region. If the operating point is positioned along the portions 216, 218 of the transfer function that lie within either of regions 206 and 208, the output of the circuit will exhibit a generally time-varying but otherwise non-oscillatory behavior. For this reason, regions 206 and 20S are referred to as stable regions.
Referring to Figs. 2 and 3, a general configuration for varying the operating point of a circuit is shown. The figure shows a circuit 302 having an input defined by terminals 303 and 305. An inductive element 304 is coupled to terminal 305. A function generator 310 is coupled between the other end of inductive element 304 and terminal 303 of circuit 302, thus completing the circuit. In accordance with the invention, circuit 302 has a transfer function which appears N-shaped. Further in accordance with the invention, circuit 302 is characterized in that its operating point can moved into and out of the unstable region 204 depending on the level of the output Vs of function generator 310, This action controls the onset of oscillatory behavior, and cessation of such oscillatory behavior, at the output Vout of circuit 302. Forcing the operation point to be on a portion of the transfer function that lies in the unstable region 204 will result in oscillatory behavior. Forcing the operating point to lie on the transfer function found in one of the stable regions 206, 08 will result in non-oscillatory behavior.
An example of a circuit that exhibits the N-shaped transfer function is an operation amplifier (op-amp) configured with a feedback resistor between the op-amp output and its non-inverting input. Fig.4 shows such a circuit 400. An op-amp 402 includes a positive feedback path wherein the op-amp's output Vwt feeds back to its non- inverting input via feedback resistor 408 having a resistance Rf, A portion of the output voltage of op-amp 402 is provided to its inverting input. Fig, 4 shows a voltage dividing circuit comprising resistors 404 and 406, having respectively resistances Rj and R2, to supply a portion of the op-amp output back to its inverting input. Completing the circuit is an inductor 410 and function generator 310 coupled in series between the non-inverting input of op-amp 402 and ground. A typical off-the-shelf op-amp can be used, such as the commonly available LM-358 op-amp.
Another example of a circuit having an N-shaped transfer function is shown in Fig. 5. Here, circuit 500 comprises a tunnel diode 502 coupled to function generator 310 through inductive element 1 . The output Vovrt is taken across resistor 504, which is coupled between the other end of diode 502 and ground.
The foregoing circuits can be expressed by the following generalized pair of coupled equations which describe a two-variable Van der Pol (VdP) oscillator:
where x and v are the state variables of the VdP oscillator, Z and ε are parameters of the VdP oscillator, f(t) is a time varying forcing function that is controllable and can be used to move the operating point of the VdP oscillator, and
Ψ(x) is a cubic function of variable x. Ψ(x) is the key for establishing a controllable VdP oscillator.
Equations (1) and (2) relate to the circuit of Fig.4 by replacing variables x and >> respectively with and / to represent physical variables that are commonly used in a circuit design. Hence,
L—=V -V (3) dt ' limC— =/-Ψ(∑0 (4) c→o dt
Parameter C in Eq, (4) represents a small parasitic capacitor 420 across the voltage V, shown in Fig. 4 by phantom lines. Vs is the time varying voltage source of function generator 310 which acts as forcing function. The operating point of circuit 400 is obtained by setting — = 0 and — = 0. Equations (3) and (4) become V Vs and i *= dt dt
Ψ(7), respectively, i = ζV) is the transfer function of the op amp with Rf, R] and R2 combinations. Thus, with reference back to Fig.2, it can be seen that transfer function curve 202 is defined by i = Ψ(V).
The intersection between the line V ~ V3 and the curve i = Ψ(V) defines the operating point 210 of the circuit. A closer inspection of transfer function 202 defined by i = Ψ(V) reveals that segments 216, 218 have positive slope (di/dV> 0) and segment 214 has a negative slope (di dV< 0). When op-amp 402 (Fig.4) is saturated, operating point 210 lies along one of the two positive sloped segments 216, 218. When op-amp 402 is operating linearly, the operating point lies along the negative sloped segment. When the operating point is on the negative sloped segment 214, oscillatory behavior will be observed at the output V0uι of circuit 400. Hence the negative sloped segment is said to lie in unstable region 204 as is operating point 210. When the operating point 2101, 210" is on a positive sloped segment, a non-oscillatory output is observed. Hence the positive segments are said to lie in stable regions 206, 208,
The operating point 210 can be moved along the transfer function by changing the output Vs of function generator 310 as it is applied to the input of circuit 400. In particular, the operating point can be moved into unstable region 204 when an enable signal is provided by the function generator. Conversely, the operating point can be moved out of the unstable region and into one of the stable regions 206, 208 by the application of a disable signal, The resulting behavior of circuit 400 is that of a gated oscillator.
Fig, 6 shows yet another embodiment of the gated oscillator of the invention. As in the foregoing figures, a function generator 10 provide a variable voltage signal Vs. This signal feeds through inductor 410 into a first inverter 602, The output of inverter 602 is coupled to a second inverter 604, The output of inverter 604 is taken across resistor 608 to provide output Vout- feedback path from the output of inverter 604 to the input of inverter 602 is provided via resistor 606.
Referring now to Fig.7, an oscilloscope trace is shown, illustrating the foregoing described behavior. Trace 1 is the output Vs of function generator 310 as applied to the input of circuit 400. A first portion of the trace constitutes the ENABLE signal. This is followed by a second portion which constitutes the DISABLE signal. Preferably, the function generator output is a digital waveform, For example, a typical digital waveform is a square wave such as shown in Fig. 7. It is noted that typically, the digital waveform will be asymmetric along the time axis, since the periods of ON time and OFF time will depend on the nature of the particular application of the gated oscillator.
Trace 2 is the output voltage Vout of circuit 400. As can be seen, the circuit begins to oscillate when an enable signal is received. The oscillations continue for the duration of the enable signal. It can be further seen that the first period Ti of the first cycle has the same duration as each of the remaining cycles, T2. The pulse width can be varied by changing the circuit parameters Rf, Ri, and R2 or the op-amp DC bias Vcc. When the disable signal is received, the circuit stops oscillating instantaneously.
The location of the operating point along fhe transfer curve in the unstable region affects the period of oscillations of the output of circuit 400. The location of the operating point within the unstable region (and the stable regions for that matter) can be determined by adjusting the level of the forcing function. It can be se^n, therefore, that different oscillation periods can be attained from circuit 400 by applying an enable signal of different levels. The gated oscillator of the invention can thus be made to produce different pulse widths by the use of a function generator in which the level of the enable signal can be controlled.
The invention described herein uses an unconventional method of controlling the operating point of a VdP oscillator to provide a significantly simplified digital circuit design which obviates the need for a clock circuit. The inventive circuit does not need additional supporting components. The invention obviates the need for a charging and a discharging capacitor for generating pulses. The invention dispenses with fhe support circuitry conventionally required to maintain capacitor potential when oscillation is stopped.
The invention requires only that an enabling signal be provided to "force" the VdP oscillator to oscillate and a disabling signal to stop oscillations. These signals can be readily generated by any of a number of known circuit designs.
The inventive gated oscillator circuit is advantageous, in that its oscillations start and stop substantially instantaneously. Consequently, there are no transients between the ON and OFF state of the oscillator. Another advantage is that fhe period of the first cycle of oscillation during an ON period is the same as the subsequent cycles during that ON period.
Another advantage is that the circuit does not require any external free running oscillator. The circuit will generate its own oscillations when triggered by an enable signal. Consequently, this allows for significant reductions in power consumption in digital circuit applications. This is especially advantageous given the low power requirements of many of today's digital applications.
Yet another advantage, the circuit is inherently synchronized with the enable signal. By tuning the circuit parameter, without changing the circuit configuration, the duty cycle and the frequency of oscillation can be varied. The gated oscillation at the output of the circuit does not overlap with the enable signal and therefore no additional circuitry is required to separate the signals, thus realizing a simplification in the gated oscillator circuitry,

Claims

WHAT IS CLAIMED IS:
L A method for providing pulses in a digital circuit comprising steps of: providing a digital circuit; and providing a clocking circuit, said clocking circuit coupled to said digital circuit, said clocking circuit having an input terminal and an output terminal, said circuit further having a variable operating point, said circuit further having a transfer function characterized by having an unstable operating region bounded by a first stable operating region and a second stable operating region so that said circuit produces oscillatory output when said operating point is varied into said unstable region and said circuit has a non-oscillatory output when said operating point is varied into either of said first and second stable regions; forcing said operating point into said unstable region to initiate operation of said circuit to produce at least one oscillation; and forcing said operating point to vary into either one of said stable operating regions in order to terminate said at least one oscillation without transient effects.
2. The method according to claim 1 wherein said step of forcing includes applying a forcing function to said input of said circuit, said forcing function having a first output level and a second output level, said circuit characterized in that said operating point is located in said unstable region when said forcing function produces said first output level, said circuit further characterized in that said operating point is located in one of said stable regions when said forcing function produces said second output level,
3. The method of claim 2 wherein said forcing function produces a third output level, said circuit characterized in that said operating point is located in a part of said unstable region, when said forcing function produces said third output level, that is different from the location of said operating point when said forcing function produces said first output level.
4. The method of claim 1 wherein said forcing function is asymmetrical along a time axis.
5. The method of claim 1 wherein said forcing function is cyclical.
6. The method of claim 1 wherein said forcing function is a square wave.
7. The method according to claim 1 wherein said circuit includes an operational amplifier circuit with feedback, said circuit having a series input through an inductor, wherein said unstable operating region is a negative resistance region, and wherein said operating point is forced into said unstable region by a changing voltage applied to said inductor.
8. The method according to claim 1 wherein said circuit includes an element having negative impedance, said circuit having a series input through an inductor, wherein said unstable operating region is a negative impedance region, and wherein said operating point is forced into said unstable region by a changing current applied through said inductor.
9. The method according to claim 8 wherein said element is a runnel diode.
10. In a digital circuit, a clocking circuit, comprising: a circuit having an input and an output, said circuit having a transfer function, said transfer function having an unstable operating region bounded by a first stable operating region and by a second stable operating region, said transfer function defining a set of operating points of said circuit, said circuit adapted to produce oscillatory output when said operating point is varied into said unstable region, said circuit further adapted to produce a non-oscillatory output when said operating point is varied into either of said first and second stable regions; and a function generator having an output adapted to selectively produce an output of a first level and an output of a second level, said function generator output coupled to said circuit input; said operating point is forced into said unstable region when said function generator output is at said first level; said circuit further adapted so that said operating point is forced to said stable region when said function generator output is at said second level.
11. The igital circuit according to claim 10 wherein said function generator produces an output of a third level; said operating point is forced into said unstable region when said function generator output is at said third level; said operating point being located in said unstable region based on whether said function generator output is at said first level or said third level.
12. The digital circuit according to claim 10 wherein said function generator produces a cyclical output.
13. The digital circuit of claim 10 wherein said function generator output produces a square wave.
14. The digital circuit of claim 10 wherein said function generator output has an asymmetrical shape.
15. The digital circuit according to claim 10 wherein said circuit includes a negative impedance element, wherein said unstable operating region is a negative impedance region, and wherein said operating point is forced into said unstable region by a time varying input signal.
16. The digital circuit according to claim 10 wherein said circuit includes a negative impedance element, said circuit having a series input through an inductor, wherein said unstable operating region is a negative impedance region, and wherein said operating point is forced into said unstable region by a changing current applied through said inductor.
17. The digital circuit of claim 16 wherein said element is a tunnel diode.
18. A method for providing clocking pulses, comprising: providing a circuit having an input terminal and an output terminal, said circuit further having a variable operating point, said circuit further having a transfer function characterized by having an unstable operating region bounded by a first stable operating region and a second stable operating region so that said circuit produces oscillatory output when said operating point is varied into said unstable region and said circuit has a non-oscillatory output when said operating point is varied into either of said first and second stable regions; forcing said operating point into said unstable region to initiate operation of said circuit to produce at least one oscillation; and forcing said operating point to vary into either one of said stable operating regions in order to terminate said at least one oscillation without transient effects.
19. The method according to claim 18 wherein said step of forcing includes applying a forcing function to said input of said circuit, said forcing function having a first output level and a second output level, said circuit characterized in that said operating point is located in said unstable region when said forcing function produces said first output level, said circuit further characterized in that said operating point is located in one of said stable regions when said forcing function produces said second output level.
20, The method of claim 19 wherein said forcing function produces a third output level, said circuit characterized in that said operating point is located in a part of said unstable region, when said forcing function produces said third output level, that is different from the location of said operating point when said forcing function produces said first output level.
21. The method according to claim 18 wherein said circuit includes an operational amplifier circuit with feedback, said circuit having a series input through an inductor, wherein said unstable operating region is a negative resistance region, and wherein said operating point is forced into said unstable region by a changing voltage applied to said inductor.
22. The method according to claim 18 wherein said circuit includes an element having negative impedance, said circuit having a series input through an inductor, wherein said unstable operating region is a negative impedance region, and wherein said operating point is forced into said unstable region by a changing current applied through said inductor.
23. A gated oscillator circuit, comprising: a circuit having an input and an output, said circuit having a transfer function, said transfer function having an unstable operating region bounded by a first 4 stable operating region and by a second stable operating region, said transfer function
5 defining a set of operating points of said circuit, said circuit adapted to produce
6 oscillatory output when said operating point is varied into said unstable region, said
7 circuit further adapted to produce a non-oscillatory output when said operating point is
8 varied into either of said first and second stable regions; and
9 a function generator having an output adapted to selectively produce an 0 output of a first level and an output of a second level, said function generator output 1 coupled to said circuit input; 2 said operating point is forced into said unstable region when said function 3 generator output is at said first level; 4 said circuit further adapted so that said operating point is forced to said 5 stable region when said function generator output is at said second level.
•1 24. The gated oscillator according to claim 23 wherein said function
2 generator produces an output of a third level; said operating point is forced into said
3 unstable region when said function generator output is at said third level; said operatmg
4 point being located in said unstable region based on whether said function generator
5 output is at said first level or said third level.
1 25. The gated oscillator according to claim 23 wherein said circuit
2 includes a negative impedance element, wherein said unstable operating region is a
3 negative impedance region, and wherein said operating point is forced into said unstable
4 region by a time varying input signal,
1 26. The gated oscillator according to claim 23 wherein said circuit
2' includes a negative impedance element, said circuit having a series input through an
3 inductor, wherein said unstable operating region is a negative impedance region, and
4 wherein said operating point is forced into said unstable region by a changing current
5 applied through said inductor.
EP00917235A 2000-04-25 2000-04-25 Method and apparatus for a gated oscillator in digital circuits Withdrawn EP1277280A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/IB2000/000509 WO2001082481A1 (en) 2000-04-25 2000-04-25 Method and apparatus for a gated oscillator in digital circuits

Publications (1)

Publication Number Publication Date
EP1277280A1 true EP1277280A1 (en) 2003-01-22

Family

ID=11003910

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00917235A Withdrawn EP1277280A1 (en) 2000-04-25 2000-04-25 Method and apparatus for a gated oscillator in digital circuits

Country Status (6)

Country Link
EP (1) EP1277280A1 (en)
JP (1) JP2003532324A (en)
CN (1) CN1452810A (en)
AU (1) AU2000238324A1 (en)
CA (1) CA2403167A1 (en)
WO (1) WO2001082481A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030112862A1 (en) * 2001-12-13 2003-06-19 The National University Of Singapore Method and apparatus to generate ON-OFF keying signals suitable for communications

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3209282A (en) * 1962-05-16 1965-09-28 Schnitzler Paul Tunnel diode oscillator
CH758563A4 (en) * 1960-12-13 1966-03-31
US3303350A (en) * 1959-12-21 1967-02-07 Ibm Semiconductor switching circuits
DE1614189A1 (en) * 1966-10-03 1970-08-13 Metrawatt Ag Circuit with tunnel diode characteristics
US3569623A (en) * 1968-11-25 1971-03-09 Ultronic Systems Corp Electronic signal converter
DE2312771A1 (en) * 1972-04-04 1973-11-08 Inst Schienenfahrzeuge CIRCUIT ARRANGEMENT FOR DETECTION AND MONITORING OF VOLTAGES
DE2459531A1 (en) * 1974-12-17 1976-07-01 Daimler Benz Ag RC rectangular pulse generator - makes use of operational amplifier with resistive and capacitive feedback loops
DE4207288A1 (en) * 1992-03-07 1993-09-09 Ulrich Dr Barjenbruch Static and varying magnetic field measuring device - detects premagnetisation of core probe which also carries current generated by alternating magnetic field
US5339053A (en) * 1993-09-17 1994-08-16 The United States Of America As Represented By The Secretary Of The Army Instant-on microwave oscillators using resonant tunneling diode
EP0746100A1 (en) * 1995-06-01 1996-12-04 Sentron Ag Circuit for operating a resistive, capacitive or inductive sensor
JPH10190417A (en) * 1996-12-26 1998-07-21 Yokogawa Electric Corp Startable oscillator

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1438262A (en) * 1964-12-16 1966-05-13 Ultra Electronics Ltd Tunnel diode circuit
US3967210A (en) * 1974-11-12 1976-06-29 Wisconsin Alumni Research Foundation Multimode and multistate ladder oscillator and frequency recognition device
US4028562A (en) * 1975-06-16 1977-06-07 Mcdonnell Douglas Corporation Negative impedance transistor device

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3303350A (en) * 1959-12-21 1967-02-07 Ibm Semiconductor switching circuits
CH758563A4 (en) * 1960-12-13 1966-03-31
US3209282A (en) * 1962-05-16 1965-09-28 Schnitzler Paul Tunnel diode oscillator
DE1614189A1 (en) * 1966-10-03 1970-08-13 Metrawatt Ag Circuit with tunnel diode characteristics
US3569623A (en) * 1968-11-25 1971-03-09 Ultronic Systems Corp Electronic signal converter
DE2312771A1 (en) * 1972-04-04 1973-11-08 Inst Schienenfahrzeuge CIRCUIT ARRANGEMENT FOR DETECTION AND MONITORING OF VOLTAGES
DE2459531A1 (en) * 1974-12-17 1976-07-01 Daimler Benz Ag RC rectangular pulse generator - makes use of operational amplifier with resistive and capacitive feedback loops
DE4207288A1 (en) * 1992-03-07 1993-09-09 Ulrich Dr Barjenbruch Static and varying magnetic field measuring device - detects premagnetisation of core probe which also carries current generated by alternating magnetic field
US5339053A (en) * 1993-09-17 1994-08-16 The United States Of America As Represented By The Secretary Of The Army Instant-on microwave oscillators using resonant tunneling diode
EP0746100A1 (en) * 1995-06-01 1996-12-04 Sentron Ag Circuit for operating a resistive, capacitive or inductive sensor
JPH10190417A (en) * 1996-12-26 1998-07-21 Yokogawa Electric Corp Startable oscillator

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
Anderson J.P.; Pomerantz M.: *dApparatus for Generation and Detection of Microwave Ultrasound*d, IBM Technical Disclosure Bulletin, Vol. 12, No. 4, September 1969, pages 576 and 577 *
Lutz R.F.: *dA 3000-Mc Lumped-Parameter Oscillator Using an Esaki Negative-Resistance Diode*d, IBM Journal, October 1959, pages 372-374 *
PATENT ABSTRACTS OF JAPAN vol. 1998, no. 12 31 October 1998 (1998-10-31) *
See also references of WO0182481A1 *

Also Published As

Publication number Publication date
CA2403167A1 (en) 2001-11-01
WO2001082481A1 (en) 2001-11-01
AU2000238324A1 (en) 2001-11-07
JP2003532324A (en) 2003-10-28
CN1452810A (en) 2003-10-29

Similar Documents

Publication Publication Date Title
US5894239A (en) Single shot with pulse width controlled by reference oscillator
US7375599B2 (en) Analog circuit and method for multiplying clock frequency
US6975148B2 (en) Spread spectrum clock generation circuit, jitter generation circuit and semiconductor device
US7863992B2 (en) Oscillator having comparator circuits having adjustable driving capabilities and method for operating the same
JP3866026B2 (en) Spiking neuron circuit
JPH04223614A (en) Pulse width modulator control circuit
US4785262A (en) Pulse generator producing pulses having a width free from a power voltage and a threshold voltage of an inverter used therein
KR20010040690A (en) A precision relaxation oscillator with temperature compensation and various operating modes
US6633203B1 (en) Method and apparatus for a gated oscillator in digital circuits
US7339406B2 (en) Sawtooth wave generating apparatus, a method of generating sawtooth wave, a constant current circuit, and a method of adjusting amount of current from the same
US6433596B1 (en) Programmable on-chip damping coefficient for CMOS filter circuits that gives faster lockup times and lower jitter in phase lock loop circuits
EP1277280A1 (en) Method and apparatus for a gated oscillator in digital circuits
KR20030028557A (en) Method and apparatus for a digital clock multiplication circuit
US20030112083A1 (en) Multiple duty cycle tap points for a precise and programmable duty cycle generator
JP2763393B2 (en) Constant current circuit and oscillation circuit
JP4229749B2 (en) Spread spectrum clock generation circuit
JP3176296B2 (en) Clock signal generation circuit
US6337588B1 (en) Apparatus and method for doubling the frequency of a clock signal
KR20030003255A (en) Method and apparatus for a gated oscillator in digital circuits
US5920219A (en) Clock-controlled precision monostable circuit
JPH08274635A (en) Phase-locked circuit
WO2002015382A2 (en) Oscillator having reduced sensitivity to supply voltage changes
US6661298B2 (en) Method and apparatus for a digital clock multiplication circuit
RU2221327C2 (en) Functional generator
EP0948135B1 (en) Generator of pulses with programmable width

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20021017

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: THE NATIONAL UNIVERSITY OF SINGAPORE

17Q First examination report despatched

Effective date: 20030214

RBV Designated contracting states (corrected)

Designated state(s): AT BE CH DE FR GB LI

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20051102